DS21455 Maxim Integrated Products, DS21455 Datasheet - Page 63

no-image

DS21455

Manufacturer Part Number
DS21455
Description
Network Controller & Processor ICs Quad E1-T1-J1 Single -Chip Transceiver (S
Manufacturer
Maxim Integrated Products
Datasheets

Specifications of DS21455

Product
Framer
Number Of Transceivers
4
Data Rate
64 Kbps
Supply Voltage (max)
3.465 V
Supply Voltage (min)
3.135 V
Supply Current (max)
328 mA
Maximum Operating Temperature
+ 70 C
Minimum Operating Temperature
0 C
Mounting Style
SMD/SMT
Package / Case
BGA

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS21455
Manufacturer:
DS
Quantity:
29
Part Number:
DS21455
Manufacturer:
MIRA
Quantity:
83
Part Number:
DS21455
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS21455
Manufacturer:
MAXIM/美信
Quantity:
20 000
Part Number:
DS21455+
Manufacturer:
Maxim Integrated Products
Quantity:
135
Part Number:
DS21455+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS21455N
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS21455N+
Manufacturer:
Maxim Integrated Products
Quantity:
135
Part Number:
DS21455N+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Note 1:
Note 2:
Table 10-1. T1 ALARM CRITERIA
Blue Alarm (AIS) (Note 1)
Yellow Alarm (RAI)
D4 Bit-2 Mode (T1RCR2.0 = 0)
D4 12th F-bit Mode (T1RCR2.0 = 1;
this mode is also referred to as the
“Japanese Yellow Alarm”)
ESF Mode
Red Alarm (LRCL) (Also referred to
as Loss of Signal)
The definition of blue alarm (or alarm indication signal) is an unframed, all-ones signal. Blue alarm detectors should be able to
operate properly in the presence of a 10E-3 error rate, and they should not falsely trigger on a framed, all-ones signal. The blue
alarm criteria in the DS21455/DS21458 have been set to achieve this performance. It is recommended that the RBL bit be
qualified with the RLOS bit.
ANSI specifications use a different nomenclature than this data sheet does; the following terms are equivalent:
RBL = AIS
RCL = LOS
RLOS = LOF
RYEL = RAI
ALARM
Over a 3ms window, five or fewer
zeros are received
Bit 2 of 256 consecutive channels
is set to zero for at least 254
occurrences
12th framing bit is set to one for
two consecutive occurrences
16 consecutive patterns of 00FF
appear in the FDL
192 consecutive zeros are
received
SET CRITERIA
63 of 270
DS21455/DS21458 Quad T1/E1/J1 Transceivers
Over a 3ms window, six or more zeros are
received
Bit 2 of 256 consecutive channels is set to
zero for less than 254 occurrences
12th framing bit is set to zero for two
consecutive occurrences
14 or fewer patterns of 00FF hex out of 16
possible appear in the FDL
14 or more ones out of 112 possible bit
positions are received, starting with the
first one received
CLEAR CRITERIA

Related parts for DS21455