STV0042A/Z STMicroelectronics, STV0042A/Z Datasheet
STV0042A/Z
Specifications of STV0042A/Z
Related parts for STV0042A/Z
STV0042A/Z Summary of contents
Page 1
... Analog Satellite Sound and Video Processor General Description The STV0042 BICMOS integrated circuit is designed for low-cost analog satellite receiver applications. The STV0042A/Z performs all the necessary signal processing from the tuner to the Audio/Video input and output connectors regardless of the satellite system. STV0042A/Z ...
Page 2
... Reading from the Chip ....................................................................................................... 19 Chapter 5 Control Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .20 Chapter 6 FM Demodulation Software Routine . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .25 6.1 Detailed Description ........................................................................................................... 25 Chapter 7 Application Diagrams Chapter 8 Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .30 8.1 Absolute Maximum Ratings .............................................................................................. 30 8.2 Thermal Data .................................................................................................................... 30 8.3 Electrical Characteristics .................................................................................................... 30 Chapter 9 Package Mechanical Data Chapter 10 Revision History . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .36 2/37 Table of Contents .................................................................................................................. . .35 STV0042A/Z ...
Page 3
... STV0042A/Z 1 General Information 1.1 Pin Description S1VIDOUT S2VIDOUT S2VIDRTN UNCLDEEM VIDEEM2/22KHZ Pin No. Name 1 FCR 2 PKIN 3 SUMOUT 4 VOLR 5 S1VIDOUT 6 S2VIDOUT 7 VOLL Figure 1: Pin Connections 1 FCR 2 PKIN 3 SUMOUT 4 VOLR VOLL 8 9 S2OUTL 10 CLAMPIN 11 S2OUTR 12 13 V12V 14 VIDEEM1 15 16 VGND BBANDIN 17 S2RTNL 18 S2RTNR 19 FMIN ...
Page 4
... Left Audio Ground 2.4 V Reference Power Supply 12 V Audio Power Supply Right Amplitude Detector Capacitor Right FM PLL Filter Right De-emphasis Time Constant Right FM PLL Charge Pump Capacitor Current Reference Resistor Noise Reduction Peak Detector Output Left Audio Roll-off Right Audio Ground Function STV0042A/Z ...
Page 5
... FM detector. The level detector output drives a bit in the I²C bus detector control block. Pins AMPLKL and AMPLKR drive also respectively pins AGCL and AGCR. For instance, when the voltage on pin AMPLKL is > sinks current Figure 2: STV0042A/Z General Block Diagram B-Band 2 Video Processing 2 ...
Page 6
... VCO to the target frequency. The output is ±100 µA to achieve lock and ±2 µA during lock to provide a tracking time constant of approximately 10 Hz. In order to prevent a false locking in certain marginal conditions best to add a 8.2 V Zener diode to pins CPUMPL and CPUMPR. 6/37 Figure 3: FM Demodulation STV0042A/Z ...
Page 7
... STV0042A/Z 1.1.1.6 Voltage Reference Pin VREF (pin 33) is the audio processor voltage reference used throughout the FM/audio section of the chip. This pin must be correctly decoupled from to ground in order to reduce as much as possible the risk of crosstalk and noise injection. This voltage reference is directly derived from the bandgap reference of 2 ...
Page 8
... The amplifier for this filter is voltage input, current output; Figure 4: Audio Switching AUDIO DEEMPHASIS + ANRS AUDIO PLL AUX IN VOL OUT ANRS, No de-emphasis ANRS, 50 µ ANRS, 75 µ Off ANRS, No de-emphasis b Off ANRS, 50 µ Off ANRS, 75 µ AUX OUT (+12 dB) with a DC bias of 4.8 V. The RMS STV0042A/Z ...
Page 9
... STV0042A/Z 1.1.2.7 Auxiliary Audio Returns Pins S2RTNL and S2RTNR (pins 18 and 19, respectively) allow auxiliary audio signals to be connected to the audio processor and therefore make use of the on-chip volume control. For additional details please refer to the audio switching table. Figure 5: Audio Signal Processing Diagram (Left) ...
Page 10
... MHz. The clamp input DC restore voltage is then used to obtain the correct DC voltage on the SCART outputs. 1.1.3.4 Video De-emphasis 1 Pin VIDEEM1 (pin 15) is connected to an external de-emphasis network (for instance, 625 lines PAL de-emphasis). 10/37 Figure 6: Audio Signal Processing Diagram (Right) > Video bandwidth through this pin STV0042A/Z Figure 7. . This clamped video PP ...
Page 11
... STV0042A/Z 1.1.3.5 Video De-emphasis kHz Output Pin VIDEEM2/22KHZ (pin 13) is connected to an external de-emphasis network (for instance, 525 lines NTSC or other video de-emphasis). Alternatively, a precise 22 kHz tone may be output by I²C bus control. 1.1.3.6 VCR SCART Video Return Pin S2VIDRTN (pin external video input 1.0 V input has a DC restoration clamp on its input. The clamp sink current is 1 µ ...
Page 12
... Pin XTL (pin 24) allows the on-chip oscillator to be either used with a 4 MHz or 8 MHz crystal oscillator connected to ground driven by an external clock source. The external source can be either 4 MHz or 8 MHz. A programmable bit in the control block removes a 2 block when the 4 MHz option is selected. 12/37 Figure 7: Video Processing Block Diagram STV0042A/Z at 5V). ...
Page 13
... PLL loop gain may be programmed from 56 values. Any frequency deviation can be accommodated between ±30 and ±400 kHz. In the typical application, the STV0042A/Z offers two audio de-emphasis 75 µs and 50 µs. When required a J17 de-emphasis can be implemented by using specific application diagram (see Application Note: AN838, Chapter 4 ...
Page 14
... By means of the I C bus there is the possibility to drive the ICs into a low power consumption mode with active audio and video matrixes. Independently from the main power mode, each individual audio and video output can be driven to high impedance mode. 14/37 STV0042A/Z ...
Page 15
... STV0042A/Z 3 Input/Output Diagrams Figure 8: S2VIDRTN and CLAMPIN Pins 50µA 10k S2 VID RTN CLAMP IN 1µA 1. The 50 µA source is active only when VIDIN < 2.7 V. Figure 9: S1VIDOUT and S2VIDOUT Pins 60 4 2.3mA VID MUX GND 0V 1. Same as Figure 8, but with no Black Level Adjustment. ...
Page 16
... Figure 19: FMIN Pin 10k 2.4V 10k 1 Right Channel 50µA biased in the same way via 10 k VREF. 1 Figure 20: IREF Pin 2. ext. resistor of 47.5 k ±1% is required. Figure 21: DETL and DETR Pins I2 DET L DET (phase error STV0042A/Z 1 22kHz Left Channel 1 50µA to the 2 REF 1 ...
Page 17
... STV0042A/Z Figure 22: SCL Pin 205 SCL ESD 1. This is the input to a Schmitt input buffer made with a CMOS amplifier. Figure 23: SDA Pin SDA 205 ESD 600µ/2µ GND 0V 1. Input same as above. Output pull down only, relies on external resistor for pull-up. ...
Page 18
... Connected to both AGC amps and the de-emphasis amplifiers, frequency synthesis and FM deviation selection circuit for both channels. Connected to the main power for all of the audio parts. Connected to the bias block, audio noise reduction, volume, multiplexer and ESD. STV0042A/Z 1 DZPN1 DZPN1 DZPN1 ...
Page 19
... STV0042A/Z 4 I²C Protocol 4.1 Writing to the Chip S-Start Condition P-Stop Condition CHIP ADDR - 7 bits. 06H W A REG ADDR DATA REG ADDR/A/DATA/A Can be repeated, the write process can continue until terminated with 4.2 Reading from the Chip When reading, there is an auto-increment feature. This means any read command always starts by reading Reg 8 and will continue to read the following registers in order after each acknowledge or until there is no acknowledge or a stop ...
Page 20
... Audio De-emphasis (Switch K2 output) (position of Switch K1: a) 10: SCART 2 return (position of Switch K1: c) 01: Not to be used (position of Switch K1: b) 11: High Impedance or Low Power mode (Default) 20/37 Write Only Function WrIte Only Function Write Only Function STV0042A/Z Figure 5 and Figure 6) Figure 5 and Figure 6) ...
Page 21
... STV0042A/Z Bit Name Reset Bit 3 0h Select Clock Speed 0: 8 MHz 1: 4 MHz Bits[2:0] 7h Select Video Source for SCART 1 Output 000: Baseband video 001: De-emphasized video 010: Normal video 011: Not to be used Register 3 Bit Name Reset Bits[7:6] 3h Audio De-emphasis Select (Switch K2) (Refer to ...
Page 22
... Function Bit 4 Bit 3 Bit STV0042A/Z Bit 1 Bit ...
Page 23
... STV0042A/Z Selected Nominal Carrier Modulation Bit 39.8 kHz 35.9 kHz 32.4 kHz 29.1 kHz 26.7 kHz 24.3 kHz 21.9 kHz 19.7 kHz Register 6 Bit Name Reset Bits[7:6] 2h Select Frequency for PLL Synthesizer Bit 6: LSB (Bit 0) of 10-bit value Bit 7: Bit 1 of 10-bit value ...
Page 24
... Bit 0: Bit 2 of 10-bit value Bit 7: MSB (bit 10) of 10-bit value Register 0A Bit Name Reset Bits[7:0] Read Frequency of Watchdog 2 Bit 0: Bit 2 of 10-bit value Bit 7: MSB (bit 10) of 10-bit value 24/37 Read Only Function Read Only Function Read Only Function STV0042A/Z ...
Page 25
... STV0042A Demodulation Software Routine With the STV0042A/Z circuit, for each channel, three steps are required to achieve a FM demodulation set the demodulation parameters: FM deviation selection, Subcarrier frequency selection implement a waiting loop to check the actual VCO frequency close the demodulation phase locked loop (PLL). ...
Page 26
... L/R is output when both channels are ready. This second option outputs the sound a few hundred milliseconds before the first one. 26/37 Subcarrier frequency = coded value x 10 kHz Measured Frequency STV0042A/Z Subcarrier Frequency +10 kHz ...
Page 27
... STV0042A/Z Table 5: Frequency Synthesis Register Setting for the Most Common Subcarrier Frequencies Subcarrier Frequency (MHz) 5.58 5.76 5.8 5.94 6.2 6.3 6.4 6.48 6.5 6.6 6.65 6.8 6.85 7.02 7.20 7.25 7.38 7.56 7.74 7.85 7.92 8.2 8.65 FM Demodulation Software Routine ...
Page 28
... Application Diagrams 7 Application Diagrams Figure 32: Typical STV0042A/Z Application Diagram with 2 Video De-emphasis Networks 28/37 STV0042A/Z ...
Page 29
...
Page 30
... All audio and video outputs in High Impedance mode. Test Conditions Value 15.0 7.0 900 Value + +150 = 5 V; unless otherwise specified. Min. Typ. 11.4 12.0 4.75 5 Min. Typ. 0.5 1 STV0042A/Z Unit V mW Unit °C/W °C °C Max. Unit 12 Max. Unit 1.5 µA 60 µA ...
Page 31
... STV0042A/Z 8.3.2 Audio Demodulator Parameter Symbol FM Subcarrier Input Level FMIN (FMIN pin for AGC action) Detector 1 and 2 (AMPLK pins) DETH (Threshold for activating Level Detector 2) VCO VCO Minimum Frequency MIN VCO VCO Maximum Frequency MAX 1 kHz Audio Level at PLL Output AP50 ...
Page 32
... ANRS OFF, Unweighted. FM input same as APA50, 75 µs de-emphasis, ANRS ON, Unweighted. Low Impedance mode High Impedance mode Test Conditions Auxiliary input pins in open circuit FM input same as APA50, No de-emphasis, no pre- emphasis and no noise reduction. STV0042A/Z Min. Typ. Max. Unit 4 1.50 1.90 2. ...
Page 33
... STV0042A/Z Symbol Parameter AOL50S Audio Output Level on S2 AOL75S Audio Output Level on S2 THDAOFM THD OUTL Audio Output Impedance Z OUTH 8.3.6 Reset Threshold Parameter Symbol End of Reset Threshold for V RTCCU Start of Reset Threshold for V RTCCD End of Reset Threshold for V RTDDU Start of Reset Threshold for V RTDDD 8 ...
Page 34
... Reg 01 = 00h to 3Fh De-emphasis amplifier mounted in unity gain, normal video selected. input measured -3 dB with dB, Reg 01 = 00h dB sawtooth (VIDIN input) 7.02 and 7.2 MHz subcarriers, 12.2 dB lower than Chroma Min. Typ. -0.5 0 -0.9 -1 CVBS +0 -60 STV0042A/Z Max. Unit 0 MHz ...
Page 35
... STV0042A/Z 9 Package Mechanical Data Figure 34: 42-Pin Shrink Plastic Dual In-Line Package, 600-mil Width Dim. Min 0. 0.23 D 36.58 E 15.24 E1 12. 0.00 L 2.54 mm Typ. Max. 5.08 3.81 4.57 0.46 0.56 1.02 1.14 0.25 0.38 36.83 37.08 16.00 13.72 14.48 1.78 15.24 18 ...
Page 36
... Addition of STV0042Z sales type and included information in 1.1 Charge Pump Capacitors on page 6 Modification of Figure 3: FM Application Diagram with 2 Video De-emphasis 1.2 STV0042A/Z Application Diagram with 22 kHz and 3 Audio De-emphasis Section 1.1.1.5: FM PLL Charge Pump Capacitors 5: Control Registers. 36/37 Main Changes Section 1.1.1.5: FM PLL ...
Page 37
... STV0042A/Z Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice ...