P87C552SBAA NXP Semiconductors, P87C552SBAA Datasheet - Page 23

• Manufacturer Part Number: P87C552SBAA
• Description: MCU 8-Bit 87C 80C51 CISC 8KB EPROM 3.3V/5V 68-Pin PLCC Tube
• Manufacturer: NXP Semiconductors

Specifications of P87C552SBAA

• Package: 68PLCC
• Device Core: 80C51
• Family Name: 87C
• Maximum Speed: 16 MHz
• Operating Supply Voltage: 3.3|5 V
• Data Bus Width: 8 Bit
• Number Of Programmable I/os: 40
• Interface Type: I2C/UART
• On-chip Adc: 8-chx10-bit
• Number Of Timers: 3
• Ram Size: 256 Byte
• Program Memory Size: 8 KB
• Program Memory Type: EPROM
• Operating Temperature: 0 to 70 °C

“1” will be returned if the ADCS flag is read while the conversion is in
Philips Semiconductors
The low-to-high transition of STADC is recognized at the end of a
machine cycle, and the conversion commences at the beginning of
the next cycle. When a conversion is initiated by software, the
conversion starts at the beginning of the machine cycle which
follows the instruction that sets ADCS. ADCS is actually
implemented with two flip-flops: a command flip-flop which is
affected by set operations, and a status flag which is accessed
during read operations.
The next two machine cycles are used to initiate the converter. At
the end of the first cycle, the ADCS status flag is set and a value of
progress. Sampling of the analog input commences at the end of the
second cycle.
During the next eight machine cycles, the voltage at the previously
selected pin of port 5 is sampled, and this input voltage should be
stable in order to obtain a useful sample. In any event, the input
voltage slew rate must be less than 10V/ms in order to prevent an
undefined result.
The successive approximation control logic first sets the most
significant bit and clears all other bits in the successive
approximation register (10 0000 0000B). The output of the DAC
(50% full scale) is compared to the input voltage Vin. If the input
voltage is greater than VDAC, then the bit remains set; otherwise it
is cleared.
The successive approximation control logic now sets the next most
significant bit (11 0000 0000B or 01 0000 0000B, depending on the
2003 Apr 01
80C51 8-bit microcontroller
8K/256 OTP, 8 channel 10 bit A/D, I
capture/compare, high I/O, low voltage (2.7 V to 5.5 V), low power
V
DAC
FULL SCALE
V
V
in
DAC
V
1
in
0
1/2
+
–
1
Figure 20. Successive Approximation ADC
3/4
2
C, PWM,
2
DAC
7/8
3
APPROXIMATION
SUCCESSIVE
REGISTER
15/16
START
23
Control bits ADCON.0, ADCON.1, and ADCON.2 are used to control
previous result), and VDAC is compared to Vin again. If the input
voltage is greater than VDAC, then the bit being tested remains set;
otherwise the bit being tested is cleared. This process is repeated
until all ten bits have been tested, at which stage the result of the
conversion is held in the successive approximation register.
Figure 21 shows a conversion flow chart. The bit pointer identifies
the bit under test. The conversion takes four machine cycles per bit.
The end of the 10-bit conversion is flagged by control bit ADCON.4
(ADCI). The upper 8 bits of the result are held in special function
register ADCH, and the two remaining bits are held in ADCON.7
(ADC.1) and ADCON.6 (ADC.0). The user may ignore the two least
significant bits in ADCON and use the ADC as an 8-bit converter (8
upper bits in ADCH). In any event, the total actual conversion time is
50 machine cycles for the 8XC552. ADCI will be set and the ADCS
status flag will be reset 50 (or 24) cycles after the command flip-flop
(ADCS) is set.
an analog multiplexer which selects one of eight analog channels
(see Figure 22). An ADC conversion in progress is unaffected by an
external or software ADC start. The result of a completed
conversion remains unaffected provided ADCI = logic 1; a new ADC
conversion already in progress is aborted when the idle or
power-down mode is entered. The result of a completed conversion
(ADCI = logic 1) remains unaffected when entering the idle mode.
4
29/32
t/tau
5
APPROXIMATION
CONTROL LOGIC
SUCCESSIVE
59/64
STOP
6
SU00958
P87C552
Product data