XC3S500E-4VQG100C Xilinx Inc, XC3S500E-4VQG100C Datasheet - Page 113
![FPGA Spartan®-3E Family 500K Gates 10476 Cells 572MHz 90nm (CMOS) Technology 1.2V 100-Pin VTQFP](/photos/6/70/67082/100-tqfp_sml.jpg)
XC3S500E-4VQG100C
Manufacturer Part Number
XC3S500E-4VQG100C
Description
FPGA Spartan®-3E Family 500K Gates 10476 Cells 572MHz 90nm (CMOS) Technology 1.2V 100-Pin VTQFP
Manufacturer
Xilinx Inc
Series
Spartan™-3Er
Datasheet
1.XC3S100E-4VQG100C.pdf
(233 pages)
Specifications of XC3S500E-4VQG100C
Package
100VTQFP
Family Name
Spartan®-3E
Device Logic Cells
10476
Device Logic Units
1164
Device System Gates
500000
Number Of Registers
9312
Maximum Internal Frequency
572 MHz
Typical Operating Supply Voltage
1.2 V
Maximum Number Of User I/os
66
Ram Bits
368640
Number Of Logic Elements/cells
10476
Number Of Labs/clbs
1164
Total Ram Bits
368640
Number Of I /o
66
Number Of Gates
500000
Voltage - Supply
1.14 V ~ 1.26 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
100-TQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
122-1536 - KIT STARTER SPARTAN-3E
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
XC3S500E-4VQG100C
Manufacturer:
XILINX32
Quantity:
344
Company:
Part Number:
XC3S500E-4VQG100C
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XC3S500E-4VQG100C
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Production Stepping
The Spartan-3E FPGA family uses production stepping to
indicate improved capabilities or enhanced features.
Stepping 1 is, by definition, a functional superset of Step-
ping 0. Furthermore, configuration bitstreams generated for
Stepping 0 are compatible with Stepping 1.
Designs operating on the Stepping 0 devices perform simi-
larly on a Stepping 1 device.
Table 71: Differences between Spartan-3E Production Stepping Levels
Ordering a Later Stepping
-5C and -4I devices, and -4C devices (with date codes 0901
(2009) and later) always support the Stepping 1 feature set
independent of the stepping code. Optionally, to order only
Stepping 1 for the -4C devices, append an “S1” suffix to the
standard ordering code, where ‘1’ is the stepping number,
as indicated in
DS312-2 (v3.8) August 26, 2009
Product Specification
Notes:
1.
2.
Production status
Speed grade and operating conditions
JTAG ID code
DCM DLL maximum input frequency
DCM DFS output frequency range(s)
Supports multi-FPGA daisy-chain configurations
from SPI Flash
JTAG configuration supported when FPGA in
BPI mode with a valid image in the attached
parallel NOR Flash PROM
JTAG EXTEST, INTEST, SAMPLE support
Power sequencing when using HSWAP Pull-Up
PCI compliance
Workarounds exist. See
JTAG BYPASS and JTAG configuration are supported
R
Table
72.
Stepping 0 Limitations when Reprogramming via JTAG if FPGA Set for BPI
Yes: XC3S100E, XC3S250E, XC3S500E
www.xilinx.com
No
Requires V
Split ranges at 5 – 90 MHz and
Production from 2005 to 2007
(single range 5 – 307 MHz for
(200 MHz for XC3S1200E)
(2)
: XC3S1200E, XC3S1600E
No, single FPGA only
Differences Between Steppings
Table 71
ences between Stepping 0 devices and Stepping 1 devices.
Table 72: Spartan-3E Optional Stepping Ordering
220 – 307 MHz
Stepping
Number
XC3S1200E)
Stepping 0
CCINT
Different revision fields. See
-4C only
90 MHz
0
1
No
No
(1)
summarizes the feature and performance differ-
before V
Suffix Code
None
CCAUX
S1
Configuration.
240 MHz (–4 speed grade)
275 MHz (–5 speed grade)
Table
Functional Description
Production starting
Continuous range:
5 – 311 MHz (–4)
5 – 333 MHz (–5)
Any sequence
Production
Production
-4C, -4I, -5C
67.
March 2006
Stepping 1
All Devices
Status
Yes
Yes
Yes
Yes
113