Si4711-A20-GM Silicon Laboratories Inc, Si4711-A20-GM Datasheet - Page 21
![RF Transmitter Broadcast FM Radio Trns w/RDS/RBDS](/photos/26/96/269675/si471x_sml.jpg)
Si4711-A20-GM
Manufacturer Part Number
Si4711-A20-GM
Description
RF Transmitter Broadcast FM Radio Trns w/RDS/RBDS
Manufacturer
Silicon Laboratories Inc
Datasheet
1.SI4711-A20-GM.pdf
(38 pages)
Specifications of Si4711-A20-GM
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
5.3.2. Audio Sample Rates
The device supports a number of industry-standard
sampling rates including 32, 40, 44.1, and 48 kHz. The
digital audio interface enables low-power operation by
eliminating the need for redundant DACs and ADCs on
the audio baseband processor. The sampling rate is
selected using the DIGITAL_INPUT_SAMPLE_RATE
property.
The device supports DCLK frequencies above 2 MHz.
(IMODE = 0110)
(IMODE = 1100)
(IMODE = 1000)
(IMODE = 0000)
Left-Justified
(IFALL = 1)
(IFALL = 1)
(IFALL = 0)
(IFALL = 0)
(IFALL = 0)
I2S
DIN/DOUT
INVERTED
(MSB at 2
(MSB at 1
INVERTED
DIN/DOUT
DCLK
DCLK
DFS
DCLK
DCLK
DFS
nd
st
rising edge)
rising edge)
DIN/DOUT
DIN/DOUT
DCLK
DFS
MSB
1 DCLK
1
1 DCLK
MSB
1
MSB
2
Figure 15. Left-Justified Digital Audio Format
1
2
MSB
3
Figure 16. DSP Digital Audio Format
2
1
Figure 14. I
3
LEFT CHANNEL
LEFT CHANNEL
3
2
LEFT CHANNEL
n-2
3
n-2
LEFT CHANNEL
2
S Digital Audio Format
n-2
n-1
n-1
Rev. 1.1
n-1
n-2
LSB
LSB
n
n
After powerup the DIGITAL_INPUT_SAMPLE_RATE
property defaults to 0 (disabled). After DCLK is
supplied,
property should be set to the desired audio sample rate
such
DIGITAL_INPUT_SAMPLE_RATE property must be set
to 0 before DCLK is removed or the DCLK frequency
drops below 2 MHz. A device reset is required if this
requirement is not followed.
LSB
n-1
n
MSB
LSB
as
1
n
MSB
1
1 DCLK
MSB
2
1
the
32,
MSB
1
2
3
2
2
40,
RIGHT CHANNEL
3
DIGITAL_INPUT_SAMPLE_RATE
Si4710/11-A20
3
3
RIGHT CHANNEL
RIGHT CHANNEL
RIGHT CHANNEL
44.1,
n-2
n-2
n-1
n-2
n-2
or
n-1
LSB
n-1
n-1
n
48 kHz.
LSB
n
LSB
LSB
n
n
The
21