M54455EVB Freescale, M54455EVB Datasheet - Page 15

• Manufacturer Part Number: M54455EVB
• Manufacturer: Freescale

Specifications of M54455EVB

• Architecture: 32-bit (not ARM)
• Lead Free Status / RoHS Status: Supplier Unconfirmed

4.7
The MCF5445x processor's PCI controller module has the following features:
The M54455EVB is designed to feature the MCF5445x as a PCI host. It provides four, 32-bit, 3.3V PCI
slots. The IDSEL pins on each of the slots and the MCF5445x is connected to a different PCI_AD signal.
Table 8
4.7.1
The MCF5445x does not output a PCI clock. The PCI controller of the MCF5445x is timed to the input
reference clock on EXTAL. Therefore, the input reference clock to the MCF5445x is matched to each of
the PCI slots on the M54455EVB to maintain clock phase alignment and ensure proper PCI timings.
The M54455EVB is designed to support 33- and 66-MHz 32-bit PCI cards. However, the speed of the PCI
clocks and input clock is limited to that of the slowest device by logic on the M54455EVB. The frequency
of these clocks is controlled by an input (S2) into the clock generator logic. The FPGA automatically
adjusts this control signal based on the M66EN signal from each PCI slot. The S2 signal is also controllable
by a jumper and a memory mapped register in the FPGA. See
Section 4.13,
4.7.2
The PCI is only available if an ATX supply is used to power the board. If the optional barrel power
connector is used, then the ATX3V3 supply is not available. This also affects the clocking of the
MCF5445x. The M66EN signal is pulled-up to the ATX3V3 supply. Without this supply, the M66EN
signal is detected as a logic 0 and the CPU input reference frequency is forced to 33MHz.
Freescale Semiconductor
•
•
•
•
•
Compatible with PCI 2.2 specification
Supports up to four external PCI masters
32-bit target and initiator operation
33–66 MHz operation with PCI bus to internal bus divider ratios of 1:1, 1:2, 1:3, 2:3, 1:4, and 1:5.
Support for host and agent configurations.
shows the IDSEL connections.
PCI
PCI Clocking
PCI Power
“FPGA” for more information.
MCF5445x
PCI Slot
Slot 0
Slot 1
Slot 2
Slot 3
Table 8. PCI IDSEL Assignments
M54455EVB User’s Manual, Rev. 4
Table 5
provides a summary of the PCI bus speed controls.
IDSEL Assignment
PCI_AD17
PCI_AD18
PCI_AD19
PCI_AD20
PCI_AD16
Section 4.4, “System
Clocks” and
15