IDT5T93GL16NLI8 IDT, Integrated Device Technology Inc, IDT5T93GL16NLI8 Datasheet - Page 3

• Manufacturer Part Number: IDT5T93GL16NLI8
• Manufacturer: IDT, Integrated Device Technology Inc
• Type: Clock Driverr

Specifications of IDT5T93GL16NLI8

• Number Of Clock Inputs: 2
• Mode Of Operation: Differential
• Output Frequency: 650MHz
• Output Logic Level: LVDS
• Operating Supply Voltage (min): 2.3V
• Operating Supply Voltage (typ): 2.5V
• Operating Supply Voltage (max): 2.7V
• Package Type: VFQFPN
• Operating Temp Range: -40C to 85C
• Operating Temperature Classification: Industrial
• Mounting: Surface Mount
• Pin Count: 52
• Quiescent Current: 350mA
• Lead Free Status / RoHS Status: Not Compliant

IDT5T93GL16 Data Sheet
Table 1. Pin Descriptions
NOTES:
1.
2.
3.
4.
IDT5T93GL16 REVISION B AUGUST 27, 2009
Q[1:16]
Q[1:16]
Name
A[1:2]
A[1:2]
FSEL
GND
SEL
V
PD
disabled until the device completes power-up after asserting PD.
no input signal.
G1
G2
GL
Inputs are capable of translating the following interface standards:
Single-ended 3.3V and 2.5V LVTTL levels
Differential HSTL and eHSTL levels
Differential LVEPECL (2.5V) and LVPECL (3.3V) levels
Differential LVDS levels
Differential CML levels
Because the gate controls are asynchronous, runt pulses are possible. It is the user's responsibility to either time the gate control
signals to minimize the possibility of runt pulses or be able to tolerate them in down stream circuitry.
It is recommended that the outputs be disabled before entering power-down mode. It is also recommended that the outputs remain
The user must take precautions with any differential input interface standard being used in order to prevent instability when there is
DD
Output
Output
Input
Input
Input
Input
Input
Input
Input
Input
Type
Adjustable
Adjustable
LVTTL
LVTTL
LVTTL
LVTTL
LVTTL
LVTTL
Power
Power
LVDS
LVDS
(1, 4)
(1, 4)
Description
Clock input. A
Complementary clock inputs. A[1:2] is the complementary side of A[1:2]
For LVTTL single-ended operation, A[1:2] should be set to the desired toggle voltage for
A[1:2]:
3.3V LVTTL V
2.5V LVTTL V
Gate control for differential outputs Q1 and Q1 through Q8 and Q8. When G1 is LOW, the
differential outputs are active. When G1 is HIGH, the differential outputs are asynchronously
driven to the level designated by GL
Gate control for differential outputs Q9 and Q9 through Q16 and Q16. When G2 is LOW, the
differential outputs are active. When G2 is HIGH, the differential outputs are asynchronously
driven to the level designated by GL
Specifies output disable level. If HIGH, "true" outputs disable HIGH and "complementary"
outputs disable LOW. If LOW, "true" outputs disable LOW and "complementary" outputs
disable HIGH.
Clock outputs.
Complementary clock outputs.
Reference clock select. When LOW, selects A2 and A2.
When HIGH, selects A1 and A1.
Power-down control. Shuts off entire chip. If LOW, the device goes into LOW power mode.
Inputs and outputs are disabled. Both "true" and "complementary" outputs will pull to V
HIGH for normal operation.
At a rising edge, FSEL forces select to the input designated by SEL. Set LOW for normal
operation. At power-up, FSEL should be LOW.
Power supply for the device core and inputs.
Ground.
[1:2]
REF
REF
is the "true" side of the differential clock input.
= 1650mV
= 1250mV
3
(3)
(2)
(2)
2.5V LVDS 1:16 GLITCHLESS CLOCK BUFFER TERABUFFER™ II
.
.
©2009 Integrated Device Technology, Inc.
.
DD
. Set