LAN91C111I-NS Standard Microsystems (SMSC), LAN91C111I-NS Datasheet - Page 92
![no-image](/images/manufacturer_photos/0/6/632/standard_microsystems__smsc__sml.jpg)
LAN91C111I-NS
Manufacturer Part Number
LAN91C111I-NS
Description
Manufacturer
Standard Microsystems (SMSC)
Datasheet
1.LAN91C111I-NS.pdf
(128 pages)
Specifications of LAN91C111I-NS
Operating Supply Voltage (typ)
3.3V
Operating Supply Voltage (min)
3.135V
Operating Supply Voltage (max)
3.465V
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
128
Lead Free Status / RoHS Status
Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LAN91C111I-NS
Manufacturer:
RECOM
Quantity:
1 000
Company:
Part Number:
LAN91C111I-NS
Manufacturer:
SMSC
Quantity:
1 000
Company:
Part Number:
LAN91C111I-NS
Manufacturer:
Standard
Quantity:
6 916
Company:
Part Number:
LAN91C111I-NS
Manufacturer:
Microchip Technology
Quantity:
10 000
Revision 1.91 (06-01-09)
C h o o se B a n k S e le ct
C a ll A L L O C ATE
E xit D rive r S e n d
MEMORY PARTITIONING
Unlike other controllers, the LAN91C111 does not require a fixed memory partitioning between transmit
and receive resources. The MMU allocates and de-allocates memory upon different events. An
additional mechanism allows the CPU to prevent the receive process from starving the transmit
memory allocation.
Memory is always requested by the side that needs to write into it, that is: the CPU for transmit or the
MAC for receive. The CPU can control the number of bytes it requests for transmit but it cannot
determine the number of bytes the receive process is going to demand. Furthermore, the receive
process requests will be dependent on network traffic, in particular on the arrival of broadcast and
D R IV E R S E N D
R e g iste r 2
W rite A d d re ss Po in te r R e g iste r
R e tu rn B u ffe rs to U p p e r L aye r
C o py Pa rt o f TX D a ta Pa cke t
S e t "R e a d y fo r Pa cke t" Fla g
W rite A llo ca te d Pa cke t in to
W rite S o u rce A d d re ss in to
C o py R e m a in in g T X D a ta
Figure 10.5 Drive Send and Allocate Routines
R e a d A llo ca tio n R e su lt
Pa cke t # R e g iste r
E n q u e u e Pa cke t
P ro p e r L o ca tio n
Pa cke t in to R A M
in to R A M
R e g iste r
DATASHEET
Ye s
R e a d In te rru p t S ta tu s R e g iste r
92
Issu e "A llo ca te M e m o ry"
C o m m a n d to M M U
A L L O C ATE
A llo ca tio n
Pa sse d ?
Re tu rn
10/100 Non-PCI Ethernet Single Chip MAC + PHY
C le a r "R e a d y fo r Pa cke t" Fla g
N o
E n a ble A llo ca tio n In te rru p t
S to re D a ta B u ffe r Po in te r
SMSC LAN91C111 REV C
Datasheet