LAN8187I-JT Standard Microsystems (SMSC), LAN8187I-JT Datasheet - Page 12

no-image

LAN8187I-JT

Manufacturer Part Number
LAN8187I-JT
Description
Manufacturer
Standard Microsystems (SMSC)
Datasheet

Specifications of LAN8187I-JT

Number Of Receivers
1
Data Rate
10/100Mbps
Operating Supply Voltage (typ)
3.3V
Package Type
TQFP
Operating Temperature Classification
Industrial
Operating Supply Voltage (max)
3.6V
Operating Supply Voltage (min)
3V
Mounting
Surface Mount
Pin Count
64
Operating Temperature (max)
85C
Operating Temperature (min)
-40C
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LAN8187I-JT
Manufacturer:
EUPEC
Quantity:
92
Part Number:
LAN8187I-JT
Manufacturer:
Standard
Quantity:
285
Revision 1.6 (02-27-09)
SIGNAL NAME
COL/CRS_DV
nINTSEL
RX_CLK
RX_ER/
RXD3/
RXD0
RXD1
RXD2
RXD4
TYPE
Table 3.1 MII Signals (continued)
I/O
O
O
O
O
O
O
±15kV ESD Protected MII/RMII 10/100 Ethernet Transceiver with HP Auto-MDIX & flexPWR
DATASHEET
Receive Data 0: Bit 0 of the 4 data bits that are sent by the PHY
in the receive path.
Receive Data 1: Bit 1 of the 4 data bits that are sent by the PHY
in the receive path.
Receive Data 2: Bit 2 of the 4 data bits that sent by the PHY in
the receive path.
Note:
Receive Data 3: Bit 3 of the 4 data bits that sent by the PHY in
the receive path.
nINTSEL: On power-up or external reset, the mode of the
nINT/TXER/TXD4 pin is selected.
Notes:
Receive Error: Asserted to indicate that an error was detected
somewhere in the frame presently being transferred from the
PHY.
MII Receive Data 4: In Symbol Interface (5B Decoding) mode,
this signal is the MII Receive Data 4 signal, the MSB of the
received 5-bit symbol code-group. Unless configured in this
mode, the pin functions as RX_ER.
Notes:
Receive Clock: 25MHz in 100Base-TX mode. 2.5MHz in
10Base-T mode.
Notes:
MII Collision Detect: Asserted to indicate detection of collision
condition.
RMII CRS_DV (Carrier Sense/Receive Data Valid) Asserted to
indicate when the receive medium is non-idle. When a 10BT
packet is received, CRS_DV is asserted, but RXD[1:0] is held
low until the SFD byte (10101011) is received. In 10BT, half-
duplex mode, transmitted data is not looped back onto the
receive data pins, per the RMII standard.
Note:
When floated or pulled to VDDIO, nINT is selected (default).
When pulled low to VSS through a Pull-down resistor (see
Table 4.4, “Boot Strapping Configuration Resistors,” on
page
RXD3 is not used in RMII Mode
If the nINT/TXER/TXD4 pin is configured for nINT mode, it
needs a pull-up resistor to VDDIO.
See
page 31
options.
This pin has an internal pull-down resistor, and must not be
high during reset. The RX_ER signal is optional in RMII Mode.
This signal is not used in RMII Mode
Section 4.10, "(TX_ER/TXD4)/nINT Strapping," on
12
32), TXER/TXD4 is selected.
This signal is not used in RMII Mode.
See
page 25
for additional information on configuration/strapping
Section 4.6.3, "MII vs. RMII Configuration," on
for more details.
DESCRIPTION
SMSC LAN8187/LAN8187i
Datasheet
®
Technology

Related parts for LAN8187I-JT