LAN8187-JT Standard Microsystems (SMSC), LAN8187-JT Datasheet - Page 48

no-image

LAN8187-JT

Manufacturer Part Number
LAN8187-JT
Description
Manufacturer
Standard Microsystems (SMSC)
Datasheet

Specifications of LAN8187-JT

Number Of Receivers
1
Data Rate
10/100Mbps
Operating Supply Voltage (typ)
3.3V
Package Type
TQFP
Operating Temperature Classification
Commercial
Operating Supply Voltage (max)
3.6V
Operating Supply Voltage (min)
3V
Mounting
Surface Mount
Pin Count
64
Operating Temperature (max)
70C
Operating Temperature (min)
0C
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LAN8187-JT
Manufacturer:
Standard
Quantity:
1 040
Part Number:
LAN8187-JT
Manufacturer:
STM
Quantity:
5 362
Part Number:
LAN8187-JT
Manufacturer:
SMSC
Quantity:
20 000
Company:
Part Number:
LAN8187-JT
Quantity:
114
Revision 1.6 (02-27-09)
5.3
5.3.1
Mask
ADDRESS
30.7
30.6
30.5
30.4
30.3
30.2
30.1
31.1
31.0
29.7
29.6
29.5
29.4
29.3
29.2
29.1
The Management interface supports an interrupt capability that is not a part of the IEEE 802.3
specification. It generates an active low asynchronous interrupt signal on the nINT output whenever
certain events are detected as setup by the Interrupt Mask Register 30.
The Interrupt system on the SMSC LAN8187/8187i has two modes, a Primary Interrupt mode and an
Alternative Interrupt mode. Both systems will assert the nINT pin low when the corresponding mask
bit is set, the difference is how they de-assert the output interrupt signal nINT.
The Primary interrupt mode is the default interrupt mode after a power-up or hard reset, the Alternative
interrupt mode would need to be setup again after a power-up or hard reset.
Primary Interrupt System
The Primary Interrupt system is the default interrupt mode, (Bit 17.6 = ‘0’). The Primary Interrupt
System is always selected after power-up or hard reset.
To set an interrupt, set the corresponding mask bit in the interrupt Mask register 30 (see
Then when the event to assert nINT is true, the nINT output will be asserted.
When the corresponding Event to De-Assert nINT is true, then the nINT will be de-asserted.
Interrupt Management
Interrupt Source Flag
Scramble Disable
Parallel Detection Fault
Remote Fault Detected
Auto-Negotiation Page
Auto-Negotiation LP
Auto-Negotiation
Reserved
Acknowledge
ENERGYON
NAME
Link Down
Received
complete
Table 5.45 Register 31 - PHY Special Control/Status (continued)
Write as 0; ignore on Read
0 = enable data scrambling
1 = disable data scrambling,
Table 5.46 Interrupt Management Table.
17.1
5.14
1.5
1.4
1.2
6.4
6.1
±15kV ESD Protected MII/RMII 10/100 Ethernet Transceiver with HP Auto-MDIX & flexPWR
Interrupt Source
DATASHEET
Parallel Detection
Page Received
Auto-Negotiate
Remote Fault
Acknowledge
ENERGYON
Link Status
Complete
Fault
DESCRIPTION
48
Event to Assert nINT
Rising 17.1
Rising 5.14
Falling 1.2
Rising 1.5
Rising 1.4
Rising 6.4
Rising 6.1
a
SMSC LAN8187/LAN8187i
Event to De-Assert nINT
Reading register 29 or
MODE
Reading register 6, or
Reading register 6, or
Reading register 1 or
Reading register 1 or
Re-AutoNegotiate, or
Re-AutoNegotiate or
Reading register 29
Reading register 29
Reading register 29
Reading register 29
Reading register 29
RW
RW
Read register 29
Falling of 6.1 or
Falling 17.1 or
Falling 5.14 or
Falling 1.4, or
Falling 1.5 or
Falling 6.4 or
Link Down.
Link down
DEFAULT
Table
Datasheet
®
Technology
0
0
5.46).

Related parts for LAN8187-JT