FWLXT9785BC.A4 Intel, FWLXT9785BC.A4 Datasheet - Page 122
FWLXT9785BC.A4
Manufacturer Part Number
FWLXT9785BC.A4
Description
Manufacturer
Intel
Datasheet
1.FWLXT9785BC.A4.pdf
(234 pages)
Specifications of FWLXT9785BC.A4
Lead Free Status / RoHS Status
Not Compliant
- Current page: 122 of 234
- Download datasheet (4Mb)
122
LXT9785 and LXT9785E Advanced 8-Port 10/100 Mbps PHY Transceivers
4.3.8
4.3.9
Figure 11. Port Address Scheme
Note:
MII Sectionalization
When sectionalized into two quad sections, the MDIO bus splits into two separate PHY access
ports. Ports 0-3 of the MDIO section operate independently of ports 4-7. The MII isolate function
is unaffected and operates normally. Sectionalization is selected by pulling pin 176 (Section) High
on the initial power-up sequence (refer to
such as 1x8 and 2x4 and have a single MDIO bus structure, it is necessary that the addressing
scheme be contiguous. For example, the first eight ports are addressed 0-7, so the next four ports
must be addressed 8-11.
The BGA15 package does not support the MII sectionalization feature.
MII Interrupts
The LXT9785/LXT9785E provides a single per-section interrupt pin that is available to all ports.
Interrupt logic is shown in
interrupt registers for each port. Register 18 provides interrupt enable and mask functions and
Register 19 provides interrupt status. Setting Register bit 18.1 = 1 enables a port to request
interrupt via the MDINT_L pin. An active Low on this pin indicates a status change on the device.
Because it is a shared interrupt, there is no indication which port is requesting interrupt service (see
Figure
There are five conditions that may cause an interrupt:
12).
Figure
LXT9785
LXT9785/9785E
Port 0
Port 1
Port 2
Port 6
Port 3
Port 4
Port 5
Port 7
12. The LXT9785/LXT9785E also provides two dedicated
BASE ADD_<4:0>
(example ADD_<4:0> = 4)
Figure
PHY ADD_<4:0> (BASE+0)
ex. 4
PHY ADD_<4:0> (BASE+1)
ex. 5
PHY ADD_<4:0> (BASE+2)
ex. 6
PHY ADD_<4:0> (BASE+3)
ex. 7
PHY ADD_<4:0> (BASE+4)
ex. 8
PHY ADD_<4:0> (BASE+5)
ex. 9
PHY ADD_<4:0> (BASE+7)
ex. 11
PHY ADD_<4:0> (BASE+6)
ex. 10
13). In applications that need sectionalization,
Revision Date: 30-May-2006
Document Number: 249241
Revision Number: 010
Datasheet
Related parts for FWLXT9785BC.A4
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Microprocessor: Intel Celeron M Processor 320 and Ultra Low Voltage Intel Celeron M Processor at 600MHz
Manufacturer:
Intel Corporation
Part Number:
Description:
Intel 82550 Fast Ethernet Multifunction PCI/CardBus Controller
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 120 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 120 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 64 Mbit. Access speed 150 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 100 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
DA28F640J5A-1505 Volt Intel StrataFlash Memory
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
5 Volt Intel StrataFlash?? Memory
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
5 Volt Intel StrataFlash?? Memory
Manufacturer:
Intel Corporation
Part Number:
Description:
Intel 6300ESB I/O Controller Hub
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel 82801DB I/O Controller Hub (ICH4), Pb-Free SLI
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel 82801FB I/O Controller Hub (ICH6)
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel Strataflash Memory28F128J3 28F640J3 28F320J3
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Controllers, Intel 430TX PCIset: 82439TX System Controller (MTXC)
Manufacturer:
Intel Corporation