CYV15G0201DXB-BBI Cypress Semiconductor Corp, CYV15G0201DXB-BBI Datasheet - Page 11

• Manufacturer Part Number: CYV15G0201DXB-BBI
• Manufacturer: Cypress Semiconductor Corp

Specifications of CYV15G0201DXB-BBI

• Lead Free Status / RoHS Status: Not Compliant

Document #: 38-02058 Rev. *H
Pin Descriptions
OELE
RXLE
BISTLE
BOE[3:0]
LFIA
LFIB
JTAG Interface
TMS
TCLK
TDO
TDI
Power
V
GND
CC
Pin Name
LVTTL Input,
asynchronous,
internal pull-up
LVTTL Input,
asynchronous,
internal pull-up
LVTTL Input,
asynchronous,
internal pull-up
LVTTL Input,
asynchronous,
internal pull-up
LVTTL Output,
Asynchronous
LVTTL Input,
internal pull-up
LVTTL Input,
internal pull-down
3-State
LVTTL Output
LVTTL Input,
internal pull-up
I/O Characteristics
CYP(V)(W)15G0201DXB Dual HOTLink II Transceiver (continued)
Serial Driver Output Enable Latch Enable. Active HIGH. When OELE = HIGH, the signals
on the BOE[3:0] inputs directly control the OUTxy± differential drivers. When the BOE[x]
input is HIGH, the associated OUTxy± differential driver is enabled. When the BOE[x] input
is LOW, the associated OUTxy± differential driver is powered down. When OELE returns
LOW, the last values present on BOE[3:0] are captured in the internal Output Enable Latch.
The specific mapping of BOE[3:0] signals to transmit output enables is listed in Table 9.
If the device is reset (TRSTZ is sampled LOW), the latch is reset to disable all outputs.
Receive Channel Power-Control Latch Enable. Active HIGH. When RXLE = HIGH, the
signals on the BOE[3:0] inputs directly control the power enables for the receive PLLs and
analog logic. When the BOE[3:0] input is HIGH, the associated receive channel A and
receive channel B PLL and analog logic are active. When the BOE[3:0] input is LOW, the
associated receive channel A and receive channel B PLL and analog logic are placed in a
non-functional power saving mode. When RXLE returns LOW, the last values present on
BOE[3:0] are captured in the internal RX PLL Enable Latch. The specific mapping of
BOE[3:0] signals to the associated receive channel enables is listed in Table 9. When the
device is reset (TRSTZ is sampled LOW), the latch is reset to disable both receive channels.
Transmit and Receive BIST Latch Enable. Active HIGH. When BISTLE = HIGH, the
signals on the BOE[3:0] inputs directly control the transmit and receive BIST enables. When
the BOE[x] input is LOW, the associated transmit or receive channel is configured to
generate or compare the BIST sequence. When the BOE[x] input is HIGH, the associated
transmit or receive channel is configured for normal data transmission or reception. When
BISTLE returns LOW, the last values present on BOE[3:0] are captured in the internal BIST
Enable Latch. The specific mapping of BOE[3:0] signals to transmit and receive BIST
enables is listed in Table 9. When the latch is closed, if the device is reset (TRSTZ is sampled
LOW), the latch is reset to disable BIST on all transmit and receive channels.
BIST, Serial Output, and Receive Channel Enables. These inputs are passed to and
through the Output Enable Latch when OELE = HIGH, and captured in this latch when
OELE returns LOW. These inputs are passed to and through the BIST Enable Latch when
BISTLE = HIGH, and captured in this latch when BISTLE returns LOW. These inputs are
passed to and through the Receive Channel Enable Latch when RXLE = HIGH, and
captured in this latch when RXLE returns LOW.
Link Fault Indication Output. Active LOW. LFIx is the logical OR of four internal conditions:
Test Mode Select. Used to control access to the JTAG Test Modes. If maintained HIGH for
>5 TCLK cycles, the JTAG test controller is reset. The TAP controller is also reset automat-
ically upon application of power to the device.
JTAG Test Clock.
Test Data Out. JTAG data output buffer which is High-Z while JTAG test mode is not
selected.
Test Data In. JTAG data input port.
+3.3V power.
Signal and Power Ground for all internal circuits.
1. Received serial data frequency outside expected range.
2. Analog amplitude below expected levels.
3. Transition density lower than expected.
4. Receive Channel disabled.
Signal Description
CYW15G0201DXB
CYP15G0201DXB
CYV15G0201DXB
Page 11 of 46
[+] Feedback