1892YLF IDT, Integrated Device Technology Inc, 1892YLF Datasheet - Page 111

no-image

1892YLF

Manufacturer Part Number
1892YLF
Description
Manufacturer
IDT, Integrated Device Technology Inc
Datasheet

Specifications of 1892YLF

Lead Free Status / RoHS Status
Compliant
ICS1892, Rev. D, 2/26/01
Table 9-6. MAC/Repeater Interface Pins: Media Independent Interface (MII) (Continued)
RXDV
RXER
RXTRI
TXCLK
TXD0,
TXD1,
TXD2,
TXD3
Name
Pin
ICS1892
Number
Pin
45,
46,
47,
36
38
39
43
48
Output
Output
Type
Input
Input
Pin
© 2000-2001, Integrated Circuit Systems, Inc.
All rights reserved.
Receive Data Valid.
The ICS1892 asserts RXDV to indicate to the MAC/repeater that data is
available on the MII Receive Bus (RXD[3:0]). The ICS1892:
Receive Error.
In 100Base-TX mode, the ICS1892 asserts a signal on the RXER pin
under two conditions:
Receive (Interface), Tri-State.
The input on this pin is from a MAC. When the signal on this pin is logic:
Transmit Clock.
The ICS1892 generates this clock signal to synchronize the transfer of
data from the MAC/Repeater Interface to the ICS1892. When the mode is:
Transmit Data 0–3.
Note: RXDV is synchronous with the Receive Data Clock, RXCLK.
Note:
1. The ICS1892 asserts a signal on RXER upon detection of a False
2. RXER always transitions synchronously with RXCLK.
Asserts RXDV after it detects and recovers the Start-of-Stream
delimiter, /J/K/. (For the timing reference, see
100M Stream Interface: Synchronous Receive
De-asserts RXDV after it detects either the End-of-Stream delimiter
(/T/R/) or a signal error.
When errors are detected during the reception of valid frames.
When a False Carrier is detected.
Low, the MAC indicates that it is not in a tri-state condition.
High, the MAC indicates that it is in a tri-state condition. In this case,
the ICS1892 acts to ensure that only one PHY is active at a time.
PHY address 00 will also act as RXTRI.
10Base-T, the TXCLK frequency is 2.5 MHz.
100Base-TX, the TXCLK frequency is 25 MHz.
TXD0 is the least-significant bit and TXD3 is the most-significant bit of
the MII transmit data nibble received from the MAC/repeater.
While the ICS1892 asserts TXEN, the signals on the TXD0–TXD3 pins
are sampled by the ICS1892 synchronously on the rising edges of
TXCLK.
Carrier so that repeater applications can prevent the propagation of a
False Carrier.
111
Chapter 9 Pin Diagram, Listings, and Descriptions
Pin Description
Chapter 10.5.6, “MII /
Timing”.)
February 26, 2001

Related parts for 1892YLF