S29AL008J55TFIR20 Spansion Inc., S29AL008J55TFIR20 Datasheet - Page 27
![no-image](/images/manufacturer_photos/0/6/621/spansion_inc__sml.jpg)
S29AL008J55TFIR20
Manufacturer Part Number
S29AL008J55TFIR20
Description
IC 8M FLASH MEMORY
Manufacturer
Spansion Inc.
Datasheet
1.S29AL008J55TFIR20.pdf
(56 pages)
Specifications of S29AL008J55TFIR20
Cell Type
NOR
Density
8Mb
Access Time (max)
55ns
Interface Type
Parallel
Boot Type
Bottom
Address Bus
20/19Bit
Operating Supply Voltage (typ)
3/3.3V
Operating Temp Range
-40C to 85C
Package Type
TSOP
Program/erase Volt (typ)
3 to 3.6V
Sync/async
Asynchronous
Operating Temperature Classification
Industrial
Operating Supply Voltage (min)
3V
Operating Supply Voltage (max)
3.6V
Word Size
8/16Bit
Number Of Words
1M/512K
Supply Current
12mA
Mounting
Surface Mount
Pin Count
48
Lead Free Status / Rohs Status
Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
S29AL008J55TFIR20
Manufacturer:
SPANSION
Quantity:
20 000
9.1
February 23, 2010 S29AL008J_00_09
9.1.1
9.1.2
9.1.3
9.1.4
Hardware Data Protection
Low V
Write Pulse Glitch Protection
Logical Inhibit
Power-Up Write Inhibit
The command sequence requirement of unlock cycles for programming or erasing provides data protection
against inadvertent writes (refer to
hardware data protection measures prevent accidental erasure or programming, which might otherwise be
caused by spurious system level signals during V
noise.
When V
power-up and power-down. The command register and all internal program/erase circuits are disabled, and
the device resets. Subsequent writes are ignored until V
proper signals to the control pins to prevent unintentional writes when V
Noise pulses of less than 5 ns (typical) on OE#, CE# or WE# do not initiate a write cycle.
Write cycles are inhibited by holding any one of OE# = V
CE# and WE# must be a logical zero while OE# is a logical one.
If WE# = CE# = V
edge of WE#. The internal state machine is automatically reset to reading array data on power-up.
(Word Mode)
Addresses
4Fh
50h
CC
CC
Write Inhibit
is less than V
IL
(Byte Mode)
Addresses
and OE# = V
Table 9.4 Primary Vendor-Specific Extended Query (Sheet 2 of 2)
9Eh
A0h
LKO
D a t a
, the device does not accept any write cycles. This protects data during V
IH
Table 10.1 on page 33
S h e e t
during power up, the device does not accept commands on the rising
00XXh
00XXh
Data
S29AL008J
WP# Protection
00 = Uniform Device without WP Protect
01 = Boot Device with TOP and Bottom WP Protect
02 = Bottom Boot Device with WP Protect
03 = Top Boot Device with WP Protect
04 = Uniform Device with Bottom WP Protect
05 = Uniform Device with Top WP Protect
06 = Uniform Device with All Sectors WP Protect
Program Suspend
00 = Not Supported, 01 = Supported
CC
power-up and power-down transitions, or from system
CC
IL
for command definitions). In addition, the following
, CE# = V
is greater than V
IH
or WE# = V
CC
Description
LKO
is greater than V
. The system must provide the
IH
. To initiate a write cycle,
LKO
.
CC
27