SAB82525N-V21 Infineon Technologies, SAB82525N-V21 Datasheet - Page 14
![no-image](/images/manufacturer_photos/0/3/327/infineon_technologies_sml.jpg)
SAB82525N-V21
Manufacturer Part Number
SAB82525N-V21
Description
Manufacturer
Infineon Technologies
Datasheet
1.SAB82525N-V21.pdf
(126 pages)
Specifications of SAB82525N-V21
Operating Supply Voltage (typ)
5V
Operating Supply Voltage (min)
4.75V
Operating Supply Voltage (max)
5.25V
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
44
Lead Free Status / RoHS Status
Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
SAB82525N-V21
Manufacturer:
AMD
Quantity:
1
Company:
Part Number:
SAB82525N-V21TR
Manufacturer:
Infineon Technologies
Quantity:
10 000
P-LCC P-MQFP
Pin Definitions and Functions (cont’d)
Pin No.
36
32
35
33
39
37
Semiconductor Group
41
37
40
38
44
42
Symbol
TxCLK A
TxCLK B
RxCLK A
RxCLK B
DRQRA
DRQRB
Input (I)
I/O
I
Output (O)
O
Function
Transmit Clock (channel A/channel B)
The functions of these pins depend on the programmed
clock mode, provided that the TSS bit in the CCR2 register
is reset. Programmed as inputs (if the TIO bit in CCR2 is
reset), they may supply either
Programmed as outputs (if the TIO bit in CCR2 is set), the
TxCLK pins supply either the
Receive Clock (channel A/channel B)
The functions of these pins also depend on the
programmed clock mode. In each channel, RxCLK may
supply either
DMA Request Receiver (channel A/channel B)
The receiver of the HSCX requests a DMA data transfer by
activating this line.
The DRQRn remains high as long as the receive FIFO
requires data transfers, thus always blocks of data (32, 16,
8 or 4 bytes) are transferred.
DRQRn is deactivated immediately following the falling
edge of the last read cycle.
–
–
–
–
–
–
–
–
the transmit clock for the respective channel (clock
mode 0, 2, 6),
or a transmit strobe signal (clock mode 1).
transmit clock of the respective channel which is
generated either
from the baudrate generator (clock mode 2, 6; TSS bit in
CCR2 set),
or from the DPLL circuit (clock mode 3, 7),
or from the crystal oscillator (clock mode 4)
or a tristate control signal indicating the programmed
transmit time-slot (clock mode 5).
the receive clock (clock mode 0)
or the receive and transmit clock (clock mode 1, 5)
or the clock for the baudrate generator (clock mode 2,
3),
or a crystal connection for the internal
oscillator (clock mode 4,6,7, RxCLK A/B together
with AxCLK A)
14
SAB
SAB
SAF
SAF
82525
82526
82525
82526