ADV7172KST Analog Devices Inc, ADV7172KST Datasheet - Page 46

• Manufacturer Part Number: ADV7172KST
• Manufacturer: Analog Devices Inc

Specifications of ADV7172KST

• Number Of Dac's: 6
• Adc/dac Resolution: 10b
• Screening Level: Commercial
• Package Type: LQFP
• Pin Count: 48
• Lead Free Status / RoHS Status: Not Compliant

ADV7172/ADV7173
Time, t
puts, such that it appears t
time by the source that is gated by the TTXREQ signal in order to deliver TTX data.
With the programmability offered with TTXREQ signal on the Rising/Falling edges, the TTX data is always inserted at the correct
position of 10.2 µs after the leading edge of horizontal sync pulse, thus enabling a source interface with variable pipeline delays.
The width of the TTXREQ signal must always be maintained such that it allows the insertion of 360 (in order to comply with the
Teletext Standard “PAL-WST”) teletext bits at a text data rate of 6.9375 Mbits/s. This is achieved by setting TC03–TC00 to “0.”
The insertion window is not open if the Teletext Enable (MR33) is set to “0.”
Teletext Protocol
The relationship between the TTX bit clock (6.9375 MHz) and the system CLOCK (27 MHz) for 50 Hz is given as follows:
Thus 37 TTX bits correspond to 144 clocks (27 MHz) and each bit has a width of almost four clock cycles. The ADV7172/ADV7173
uses an internal sequencer and variable phase interpolation filter to minimize the phase jitter and thus generate a bandlimited signal
that can be outputted on the CVBS and Y outputs.
At the TTX input the bit duration scheme repeats after every 37 TTX bits or 144 clock cycles. The protocol requires that TTX Bits
10, 19, 28, 37 are carried by three clock cycles, all other bits by four clock cycles. After 37 TTX bits, the next bits with three clock
cycles are 47, 56, 65, and 74. This scheme holds for all following cycles of 37 TTX bits, until all 360 TTX bits are completed. All
teletext lines are implemented in the same way. Individual control of teletext lines is controlled by Teletext Setup Registers.
(27 MHz/4) = 6.75 MHz
(6.9375 × 10
PD,
is the time needed by the ADV7172/ADV7173 to interpolate input data on TTX and insert it onto the CVBS or Y out-
TTX
TTXREQ
CVBS/Y
HSYNC
DATA
6
/6.75 × 10
t
t
TTX
SYNTTXOUT
PD
TELETEXT VBI LINE
= PIPELINE DELAY THROUGH ADV7172/ADV7173
DEL
t
SYNTTXOUT
PD
= TTXREQ TO TTX (PROGRAMMABLE RANGE = 4 BITS [0–15 CLOCK CYCLES])
6
) = 1.027777
= 10.2 s
TTX
ST
= 10.2 µs after the leading edge of the horizontal signal. Time, TTX
10.2 s
t
SYNTTXOUT
TTX
DEL
TELETEXT INSERTION
t
PD
APPENDIX 5
RUN-IN CLOCK
45 BYTES (360 BITS) – PAL
PROGRAMMABLE PULSE EDGES
ADDRESS & DATA
DEL
, is the pipeline delay