TDA8783HLC4 NXP Semiconductors, TDA8783HLC4 Datasheet - Page 13
![no-image](/images/manufacturer_photos/0/4/487/nxp_semiconductors_sml.jpg)
TDA8783HLC4
Manufacturer Part Number
TDA8783HLC4
Description
Manufacturer
NXP Semiconductors
Datasheet
1.TDA8783HLC4.pdf
(28 pages)
Specifications of TDA8783HLC4
Analog Front End Type
CCD
Analog Front End Category
Video
Interface Type
Serial (3-Wire)
Sample Rate
40MSPS
Operating Supply Voltage (typ)
5V
Operating Supply Voltage (max)
5.25V
Resolution
10b
Number Of Adc's
1
Power Supply Type
Analog/Digital
Operating Temp Range
-20C to 75C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
48
Package Type
LQFP
Number Of Channels
1
Lead Free Status / RoHS Status
Compliant
Philips Semiconductors
Table 1 Serial interface programming
Note
1. When CLPADC is HIGH (D4 = 1: serial interface), the ADC input is clamped to voltage level V
Table 2 Standby selection
2002 Oct 23
40 Msps, 10-bit analog-to-digital
interface for CCD cameras
V
A2
ref
0
0
0
0
1
is connected to ground via a capacitor.
ADDRESS BITS
STDBY
A1
0
0
1
1
1
0
0
A0
0
1
0
1
0
OFD output control (D7 to D0).
Cut-off frequency of CDS and AGC. Only the 4 LSBs (D3 to D0) are used for
CDS. D4 to D7 are used for AGC. D8 and D9 should be set to logic 0.
AGC gain control (D8 to D0).
Partial standby controls for power consumption optimization. Only the 4 LSBs
(D3 to D0) are used. Edge control for pulses SHP, SHD, CLAMP and
clock ADC:
Clamp reference DAC (D9 to D0).
D0 = 1: CDS + AGC in standby; I
D1 = 1: OFD DAC in standby; I
D2 = 1: 6 dB amplifier (output on AMPOUT pin) in standby;
I
D3 = 1: SHP and SHD activated with falling edge (for positive pulse)
D4 = 1: CLPDM, CLPOB and CLPADC activated on HIGH level; note 1
D5 = 0: CLKADC activated with falling edge
D6 must be set to logic 0.
CCA
+ I
DATA BITS D9 to D0
CCD
= 95.5 mA
active
LOW
13
DATA BITS D9 to D0
CCA
CCA
+ I
+ I
CCD
CCD
= 95 mA
= 35 mA
I
CCA
+ I
96 mA
4 mA
CCD
ref
Product specification
.
(TYP.)
TDA8783