LM4548AVH National Semiconductor, LM4548AVH Datasheet - Page 4
![](/photos/31/32/313290/48pin_lqfp_sml.jpg)
LM4548AVH
Manufacturer Part Number
LM4548AVH
Description
Manufacturer
National Semiconductor
Datasheet
1.LM4548AVH.pdf
(28 pages)
Specifications of LM4548AVH
Single Supply Voltage (typ)
3.3/5V
Single Supply Voltage (min)
3/4.2V
Single Supply Voltage (max)
5.5V
Package Type
LQFP
Lead Free Status / RoHS Status
Not Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LM4548AVH
Manufacturer:
NS/国半
Quantity:
20 000
www.national.com
Analog to Digital Converters
Digital to Analog Converters
THD
D
Analog Output Section
A
A
Z
Digital I/O (Note 9)
V
V
V
V
I
I
I
Digital Timing Specifications (Note 9)
F
T
T
F
T
T
T
T
T
T
T
L
L
DR
OUT
BC
BCP
CH
SYNC
SP
SH
SL
DSETUP
DHOLD
SSETUP
SHOLD
S
M
IH
IL
OH
OL
Electrical Characteristics
kHz, single codec configuration, unless otherwise noted. Limits apply for T
otherwise specified. (Continued)
T
Symbol
Resolution
Dynamic Range (Note 9)
Frequency Response
Resolution
Dynamic Range (Note 9)
Total Harmonic Distortion
Frequency Response
Group Delay (Note 9)
Out of Band Energy (Note 10)
Stop Band Rejection
Discrete Tones
Step Size
Mute Attenuation
Output Impedance (Note 9)
High level input voltage
Low level input voltage
High level output voltage
Low level output voltage
Input Leakage Current
Tri state Leakage Current
Output drive current
BIT_CLK frequency
BIT_CLK period
BIT_CLK high
SYNC frequency
SYNC period
SYNC high pulse width
SYNC low pulse width
Setup Time for codec data input
Hold Time for codec data input
Setup Time for codec SYNC input
Hold Time for codec SYNC input
Parameter
(Notes 1, 5) The following specifications apply for AV
-60 dB Input THD+N, A-Weighted
-1 dB Bandwidth
-60 dB Input THD+N, A-Weighted
V
0 dB to -46.5 dB
All Analog Outputs
AC Link inputs
High impedance AC Link outputs
AC Link outputs
Variation of BIT_CLK duty cycle from
50%
SDATA_OUT to falling edge of BIT_CLK
Hold time of SDATA_OUT from falling
edge of BIT_CLK
SYNC to rising edge of BIT_CLK
Hold time of SYNC from rising edge of
BIT_CLK
IN
= -3 dB, f = 1 kHz, R
4
Conditions
A
= 25˚C. The reference for 0 dB is 1 Vrms unless
L
= 10 kΩ
20 - 21 k
DD
(Note 6)
Typical
12.288
0.01
TBD
81.4
20.8
19.5
-40
-96
1.5
1.3
18
90
20
18
89
70
86
48
= 5V, DV
5
LM4548A
(Note 7)
DD
0.40 x
0.30 x
0.50 x
0.20 x
DV
DV
DV
DV
Limit
TBD
TBD
±
±
±
86
85
15
2
5
10
10
20
= 5V, Fs = 48
DD
DD
DD
DD
ms (max)
dB (min)
dB (min)
% (max)
(Limits)
ns (min)
ns (min)
ns (min)
ns (min)
V (max)
V (max)
V (min)
V (min)
Units
MHz
Bits
kHz
Bits
kHz
mA
Hz
dB
dB
dB
dB
dB
µA
µA
ns
µs
µs
µs
%
Ω