DS90UR906QSQ National Semiconductor, DS90UR906QSQ Datasheet - Page 32
![no-image](/images/manufacturer_photos/0/4/469/national_semiconductor_sml.jpg)
DS90UR906QSQ
Manufacturer Part Number
DS90UR906QSQ
Description
Manufacturer
National Semiconductor
Datasheet
1.DS90UR906QSQ.pdf
(44 pages)
Specifications of DS90UR906QSQ
Number Of Elements
3
Diff. Input Low Threshold Volt
-50mV
Output Type
Deserializer
Power Dissipation
470mW
Operating Temp Range
-40C to 105C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Number Of Receivers
3
Number Of Drivers
24
Lead Free Status / RoHS Status
Not Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DS90UR906QSQE/NOPB
Manufacturer:
TI/NSC
Quantity:
5 000
Part Number:
DS90UR906QSQE/NOPB
Manufacturer:
TI/德州仪器
Quantity:
20 000
www.national.com
Built In Self Test (BIST)
An optional At-Speed Built In Self Test (BIST) feature sup-
ports the testing of the high-speed serial link. This is useful in
the prototype stage, equipment production, in-system test
and also for system diagnostics. In the BIST mode only a input
clock is required along with control to the Ser and Des BIS-
TEN input pins. The Ser outputs a test pattern (PRBS7) and
drives the link at speed. The Des detects the PRBS7 pattern
and monitors it for errors. A PASS output pin toggles to flag
any payloads that are received with 1 to 24 errors. Upon com-
pletion of the test, the result of the test is held on the PASS
output until reset (new BIST test or Power Down). A high on
PASS indicates NO ERRORS were detected. A Low on PASS
indicates one or more errors were detected. The duration of
the test is controlled by the pulse width applied to the Des
BISTEN pin. During the BIST duration the deserializer data
outputs toggle with a checkerboard pattern.
Inter-operability is supported between this FPD-Link II device
and all FPD-Link II generations (Gen 1/2/3) — see respective
datasheets for details on entering BIST mode and control.
Sample BIST Sequence
See
Step 1: Place the DS90UR905Q Ser in BIST Mode by setting
Ser BISTEN = H. For the DS90UR905Q Ser or DS99R421
FPD-Link II Ser BIST Mode is enabled via the BISTEN pin.
For the DS90C241 Ser or DS90UR241 Ser, BIST mode is
enetered by setting all the input data of the device to Low
state. A PCLK is required for all the Ser options. When the
Des detects the BIST mode pattern and command (DCA and
DCB code) the RGB and control signal outputs are shut off.
Step 2: Place the DS90UR906Q Des in BIST mode by setting
the BISTEN = H. The Des is now in the BIST mode and checks
the incoming serial payloads for errors. If an error in the pay-
load (1 to 24) is detected, the PASS pin will switch low for one
half of the clock period. During the BIST test, the PASS output
can be monitored and counted to determine the payload error
rate.
Step 3: To Stop the BIST mode, the Des BISTEN pin is set
Low. The Des stops checking the data and the final test result
is held on the PASS pin. If the test ran error free, the PASS
output will be High. If there was one or more errors detected,
the PASS output will be Low. The PASS output state is held
until a new BIST is run, the device is RESET, or Powered
Down. The BIST duration is user controlled by the duration of
the BISTEN signal.
Step 4: To return the link to normal operation, the Ser BISTEN
input is set Low. The Link returns to normal operation.
Figure 28
for the BIST mode flow diagram.
32
Figure 29
for two cases. Case 1 is error free, and Case 2 shows one
with multiple errors. In most cases it is difficult to generate
errors due to the robustness of the link (differential data trans-
mission etc.), thus they may be introduced by greatly extend-
ing the cable length, faulting the interconnect, reducing signal
condition enhancements (De-Emphasis, VODSEL, or Rx
Equalization).
BER Calculations
It is possible to calculate the approximate Bit Error Rate
(BER). The following is required:
•
•
•
The BER is less than or equal to one over the product of 24
times the PCLK rate times the test duration. If we assume a
65MHz PCLK, a 10 minute (600 second) test, and a PASS,
the BERT is
The BIST mode runs a check on the data payload bits. The
LOCK pin also provides a link status. It the recovery of the C0
and C1 bits does not reconstruct the expected clock signal,
the LOCK pin will switch Low. The combination of the LOCK
and At-Speed BIST PASS pin provides a powerful tool for
system evaluation and performance monitoring.
Pixel Clock Frequency (MHz)
BIST Duration (seconds)
BIST test Result (PASS)
shows the waveform diagram of a typical BIST test
FIGURE 28. BIST Mode Flow Diagram
≤
1.07 X 10E-12
30102043