PF38F1030W0YCQEA Micron Technology Inc, PF38F1030W0YCQEA Datasheet - Page 57
![no-image](/images/manufacturer_photos/0/4/441/micron_technology_inc_sml.jpg)
PF38F1030W0YCQEA
Manufacturer Part Number
PF38F1030W0YCQEA
Description
Manufacturer
Micron Technology Inc
Datasheet
1.PF38F1030W0YCQEA.pdf
(102 pages)
Specifications of PF38F1030W0YCQEA
Operating Supply Voltage (max)
1.95V
Operating Temperature (max)
85C
Mounting
Surface Mount
Lead Free Status / RoHS Status
Compliant
Numonyx™ Wireless Flash Memory (W18)
Table 24: Device Identification Codes (Sheet 2 of 2)
10.5
10.6
Table 25: Status Register Definitions
November 2007
Order Number: 290701-18
Protection Register Lock Status
Protection Register
Notes:
1.
2.
DWS
7
The address is constructed from a base address plus an offset. For example, to read the Block Lock Status for block
number 38 in a BPD, set the address to the BBA (0F8000h) plus the offset (02h), i.e. 0F8002h. Then examine bit 0 of
the data to determine if the block is locked.
See
Section 13.1.4, “Block Lock Status” on page 73
Item
CFI Query
This device contains a separate CFI query database that acts as an “on-chip datasheet.”
The CFI information within this device can be accessed by issuing the Read Query
command and supplying a specific address. The address is constructed from the base
address of a partition plus a particular offset corresponding to the desired CFI field.
Appendix B, “Common Flash Interface (CFI)” on page 89
and their address offsets.
Issuing the Read Query command to a partition that is programming or erasing puts
that partition in read query mode while the partition continues to program or erase in
the background.
Read Status Register
The device’s Status Register displays program and erase operation status. A partition’s
status can be read after writing the Read Status Register command to any location
within the partition’s address range. Read-status mode is the default read mode
following a Program, Erase, or Lock Block command sequence. Subsequent single reads
from that partition will return its status until another valid command is written.
The read-status mode supports single synchronous and single asynchronous reads
only; it doesn’t support burst reads. The first falling edge of OE# or CE# latches and
updates Status Register data. The operation doesn’t affect other partitions’ modes.
Because the Status Register is 8 bits wide, only DQ [7:0] contains valid Status Register
data; DQ [15:8] contains zeros. See
and
Each 4-Mbit partition contains its own Status Register. Bits SR[6:0] are unique to each
partition, but SR[7], the Device WSM Status (DWS) bit, pertains to the entire device.
SR[7] provides program and erase status of the entire device. By contrast, the Partition
WSM Status (PWS) bit, SR[0], provides program and erase status of the addressed
partition only. Status register bits SR[6:1] present information about partition-specific
program, erase, suspend, V
WSM and Partition Write Status Description” on page 58
(SR[7]) and PWS (SR[0]) combinations.
ESS
6
Table 26, “Status Register Descriptions” on page
ES
5
Partition
Partition
Base
Address
PP
PS
, and block-lock states.
4
81h - 88h
1
Offset
80h
Table 25, “Status Register Definitions” on page 57
VPPS
3
Register Data
for valid lock status.
Lock Data
Data
Table 27, “Status Register Device
58.
PSS
2
presents descriptions of DWS
Multiple reads required to read the
entire 128-bit Protection Register.
shows accessible CFI fields
DPS
Description
1
PWS
Datasheet
0
57