M45PE40-VMP6G Micron Technology Inc, M45PE40-VMP6G Datasheet - Page 10
![no-image](/images/manufacturer_photos/0/4/441/micron_technology_inc_sml.jpg)
M45PE40-VMP6G
Manufacturer Part Number
M45PE40-VMP6G
Description
Manufacturer
Micron Technology Inc
Datasheet
1.M45PE40-VMP6G.pdf
(49 pages)
Specifications of M45PE40-VMP6G
Cell Type
NOR
Density
4Mb
Access Time (max)
8ns
Interface Type
Serial (SPI)
Boot Type
Not Required
Address Bus
1b
Operating Supply Voltage (typ)
3.3V
Operating Temp Range
-40C to 85C
Package Type
VFQFPN EP
Program/erase Volt (typ)
2.7 to 3.6V
Sync/async
Synchronous
Operating Temperature Classification
Industrial
Operating Supply Voltage (min)
2.7V
Operating Supply Voltage (max)
3.6V
Word Size
8b
Number Of Words
512K
Supply Current
8mA
Mounting
Surface Mount
Pin Count
8
Lead Free Status / RoHS Status
Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
M45PE40-VMP6G
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
M45PE40-VMP6G
Manufacturer:
MICRON
Quantity:
20 000
SPI modes
3
10/49
SPI modes
These devices can be driven by a microcontroller with its SPI peripheral running in either of
the two following modes:
For these two modes, input data is latched in on the rising edge of Serial Clock (C), and
output data is available from the falling edge of Serial Clock (C).
The difference between the two modes, as shown in
bus master is in standby mode and not transferring data:
Figure 3.
1. The Write Protect (W) signal should be driven, High or Low as appropriate.
Figure 3
device is selected at a time, so only one device drives the serial data output (Q) line at a
time, the other devices are high impedance. Resistors R (represented in
that the M45PE40 is not selected if the bus master leaves the S line in the high impedance
state. As the bus master may enter a state where all inputs/outputs are in high impedance at
the same time (for example, when the bus master is reset), the clock line (C) must be
connected to an external pull-down resistor so that, when all inputs/outputs become high
impedance, the S line is pulled High while the C line is pulled Low (thus ensuring that S and
C do not become High at the same time, and so, that the t
typical value of R is 100 kΩ, assuming that the time constant R*C
capacitance of the bus line) is shorter than the time during which the bus master leaves the
SPI bus in high impedance.
SPI interface with
(CPOL, CPHA) =
CS3
(0, 0) or (1, 1)
SPI bus master
CPOL=0, CPHA=0
CPOL=1, CPHA=1
C remains at 0 for (CPOL=0, CPHA=0)
C remains at 1 for (CPOL=1, CPHA=1)
CS2 CS1
shows an example of three devices connected to an MCU, on an SPI bus. Only one
Bus master and memory devices on the SPI bus
SDO
SDI
SCK
R
R
C Q D
S
SPI memory
device
W
V
CC
Reset
V
R
SS
C Q D
S
Figure
SPI memory
device
SHCH
W
4, is the clock polarity when the
V
Reset
CC
requirement is met). The
p
R
V
(C
SS
p
= parasitic
C Q D
Figure
S
SPI memory
device
3) ensure
W
M45PE40
V
CC
Reset
AI12836c
V
SS
V
V
CC
SS