M45PE40-VMP6G Micron Technology Inc, M45PE40-VMP6G Datasheet - Page 30
![no-image](/images/manufacturer_photos/0/4/441/micron_technology_inc_sml.jpg)
M45PE40-VMP6G
Manufacturer Part Number
M45PE40-VMP6G
Description
Manufacturer
Micron Technology Inc
Datasheet
1.M45PE40-VMP6G.pdf
(49 pages)
Specifications of M45PE40-VMP6G
Cell Type
NOR
Density
4Mb
Access Time (max)
8ns
Interface Type
Serial (SPI)
Boot Type
Not Required
Address Bus
1b
Operating Supply Voltage (typ)
3.3V
Operating Temp Range
-40C to 85C
Package Type
VFQFPN EP
Program/erase Volt (typ)
2.7 to 3.6V
Sync/async
Synchronous
Operating Temperature Classification
Industrial
Operating Supply Voltage (min)
2.7V
Operating Supply Voltage (max)
3.6V
Word Size
8b
Number Of Words
512K
Supply Current
8mA
Mounting
Surface Mount
Pin Count
8
Lead Free Status / RoHS Status
Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
M45PE40-VMP6G
Manufacturer:
Micron Technology Inc
Quantity:
10 000
Part Number:
M45PE40-VMP6G
Manufacturer:
MICRON
Quantity:
20 000
Instructions
6.11
30/49
Deep power-down (DP)
Executing the deep power-down (DP) instruction is the only way to put the device in the
lowest consumption mode (the deep power-down mode). It can also be used as an extra
software protection mechanism, while the device is not in active use, since in this mode, the
device ignores all write, program and erase instructions.
Driving Chip Select (S) High deselects the device, and puts the device in the standby power
mode (if there is no internal cycle currently in progress). But this mode is not the deep
power-down mode. The deep power-down mode can only be entered by executing the deep
power-down (DP) instruction, to reduce the standby current (from I
in
Once the device has entered the deep power-down mode, all instructions are ignored
except the release from deep power-down (RDP) instruction. This releases the device from
this mode.
The deep power-down mode automatically stops at power-down, and the device always
powers-up in the standby power mode.
The deep power-down (DP) instruction is entered by driving Chip Select (S) Low, followed
by the instruction code on serial data input (D). Chip Select (S) must be driven Low for the
entire duration of the sequence.
The instruction sequence is shown in
Chip Select (S) must be driven High after the eighth bit of the instruction code has been
latched in, otherwise the deep power-down (DP) instruction is not executed. As soon as
Chip Select (S) is driven High, it requires a delay of t
to I
Any deep power-down (DP) instruction, while an erase, program or write cycle is in
progress, is rejected without having any effects on the cycle that is in progress.
Figure 16. Deep power-down (DP) instruction sequence
S
C
D
Table
CC2
and the deep power-down mode is entered.
11).
0
1
2
Instruction
3
4
5
6
Figure
7
16.
DP
t
Standby mode
before the supply current is reduced
DP
CC1
Deep power-down mode
to I
CC2
, as specified
M45PE40
AI03753D