NAND512W3A2DZA6F NUMONYX, NAND512W3A2DZA6F Datasheet - Page 27

• Manufacturer Part Number: NAND512W3A2DZA6F
• Manufacturer: NUMONYX

Specifications of NAND512W3A2DZA6F

• Cell Type: NAND
• Density: 512Mb
• Access Time (max): 12us
• Interface Type: Parallel
• Address Bus: 26b
• Operating Supply Voltage (typ): 3/3.3V
• Operating Temp Range: -40C to 85C
• Package Type: VFBGA
• Sync/async: Asynchronous
• Operating Temperature Classification: Industrial
• Operating Supply Voltage (min): 2.7V
• Operating Supply Voltage (max): 3.6V
• Word Size: 8b
• Number Of Words: 64M
• Supply Current: 30mA
• Mounting: Surface Mount
• Pin Count: 63
• Lead Free Status / RoHS Status: Compliant

NAND512xxA2D, NAND01GxxA2C
6.7
6.7.1
6.7.2
6.7.3
6.7.4
Table 11.
SR5, SR4, SR3, SR2, SR1
SR7
SR6
SR0
Bit
Read status register
The device contains a status register which provides information on the current or previous
program or erase operation. The various bits in the status register convey information and
errors on the operation.
The status register is read by issuing the Read Status Register command. The status
register information is present on the output data bus (I/O0-I/O7) on the falling edge of Chip
Enable or Read Enable, whichever occurs last. When several memories are connected in a
system, the use of Chip Enable and Read Enable signals allows the system to poll each
device separately, even when the Ready/Busy pins are common-wired. It is not necessary to
toggle the Chip Enable or Read Enable signals to update the contents of the status register.
After the Read Status Register command has been issued, the device remains in read
status register mode until another command is issued. Therefore if a Read Status Register
command is issued during a random read cycle a new read command must be issued to
continue with a page read.
The status register bits are summarized in
conjunction with the following text descriptions.
Write protection bit (SR7)
The write protection bit can be used to identify if the device is protected or not. If the write
protection bit is set to ‘1’ the device is not protected and program or erase operations are
allowed. If the write protection bit is set to ‘0’ the device is protected and program or erase
operations are not allowed.
P/E/R controller bit (SR6)
The program/erase/read controller bit indicates whether the P/E/R controller is active or
inactive. When the P/E/R controller bit is set to ‘0’, the P/E/R controller is active (device is
busy); when the bit is set to ‘1’, the P/E/R controller is inactive (device is ready).
Error bit (SR0)
The error bit is used to identify if any errors have been detected by the P/E/R controller. The
error bit is set to ’1’ when a program or erase operation has failed to write the correct data to
the memory. If the error bit is set to ‘0’ the operation has completed successfully.
SR5, SR4, SR3, SR2 and SR1 are reserved
Status register bits
Program/ erase/ read controller
Write protection
Generic error
Reserved
Name
Table 11: Status register
Logic level
Don’t care
‘1’
‘0’
'1'
'0'
'1'
'0'
Not protected
Protected
P/E/R C inactive, device ready
P/E/R C active, device busy
Error – operation failed
No error – operation successful
bits. Refer to
Definition
Device operations
Table 11
27/53
in