NP8P128A13TSM60E Micron Technology Inc, NP8P128A13TSM60E Datasheet - Page 48
![no-image](/images/manufacturer_photos/0/4/441/micron_technology_inc_sml.jpg)
NP8P128A13TSM60E
Manufacturer Part Number
NP8P128A13TSM60E
Description
Manufacturer
Micron Technology Inc
Datasheet
1.NP8P128A13TSM60E.pdf
(94 pages)
Specifications of NP8P128A13TSM60E
Lead Free Status / RoHS Status
Supplier Unconfirmed
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
NP8P128A13TSM60E
Manufacturer:
MACRONIX2
Quantity:
7
Table 7.
1.
12.4.4.4
12.4.4.5
Datasheet
48
1. The device is ready to accept a bulk erase instruction if, and only if, all block protect (BP3, BP2, BP1, BP0) are 0
2. X can be 0 or 1
TB
bit
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
Status register contents
bit 3
BP
0
0
0
0
0
0
0
0
1
0
0
0
0
0
0
0
0
1
Protected area sizes
bit 2
X
X
BP
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
(2)
(2)
b
Top/bottom bit
Reads as 0
SRWD bit
The status register write disable (SRWD) bit is operated in conjunction with the write
protect (W) signal. The status register write disable (SRWD) bit and the write protect
(W) signal allow the device to be put in the hardware protected mode (when the status
register write disable (SRWD) bit is set to ‘1’, and write protect (W) is driven Low). In
this mode, the non-volatile bits of the status register (SRWD, TB, BP3, BP2, BP1, BP0)
become read-only bits and the write status register (WRSR) instruction is no longer
accepted for execution.
bit 1
X
X
BP
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
(2)
(2)
bit 0
X
X
BP
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
(2)
(2)
none
Upper 128th (Sector 127)
Upper 64th (Sectors 126 to 127)
Upper 32nd (Sectors 124 to 127)
Upper 16th (Sectors 120 to 127)
Upper 8th (Sectors 112 to 127)
Upper quarter (Sectors 96 to 127)
Upper half (Sectors 64 to 127)
All sectors (Sectors 0 to 127)
none
Lower 128th (Sector 0)
Lower 64th (Sectors 0 to 1)
Lower 32nd (Sectors 0 to 3)
Lower 16th (Sectors 0 to 7)
Lower 8th (Sectors 0 to15)
Lower 4th (Sectors 0 to 31)
Lower half (Sectors 0 to 63)
All sectors (Sectors 0 to 127)
Protected area
Memory content
All sectors
Sectors 0 to 126
Sectors 0 to 125
Sectors 0 to 123
Sectors 0 to 119
Sectors 0 to 111
Sectors 0 to 95
Sectors 0 to 63
None
All sectors
Sectors 1 to 127
Sectors 2 to 127
Sectors 4 to 127
Sectors 8 to 127
Sectors 16 to 127
Sectors 32 to 127
Sectors 64 to 127
None
Numonyx® Omneo™ P8P Datasheet
Unprotected area
1
(1)
(Sectors 0 to 127)
(Sectors 0 to 127)
August 2010
316144-07