CY7C0853V-100BBI Cypress Semiconductor Corp, CY7C0853V-100BBI Datasheet
CY7C0853V-100BBI
Specifications of CY7C0853V-100BBI
Available stocks
Related parts for CY7C0853V-100BBI
CY7C0853V-100BBI Summary of contents
Page 1
... Density Part Number Max. Speed (MHz) Max. Access Time - Clock to Data (ns) Typical operating current (mA) Package Cypress Semiconductor Corporation Document #: 38-06070 Rev. *H FLEx36™ 3.3V 32K/64K/128K/256K x 36 Synchronous Dual-Port RAM Functional Description The FLEx36™ family includes 1M, 2M, 4M, and 9M pipelined, synchronous, true dual-port static RAMs that are high-speed, low-power 3 ...
Page 2
Logic Block Diagram [ R –DQ 27L 35L 9 DQ –DQ 18L 26L 9 DQ –DQ 9L 17L 9 DQ – ...
Page 3
Pin Configurations DQ32L DQ30L CNTINTL VSS B A0L DQ33L DQ29L DQ17L C NC A1L DQ31L DQ27L D A2L A3L DQ35L DQ34L E A4L A5L CE1L B0L F VDD A6L A7L B1L G OEL B2L B3L ...
Page 4
Pin Configurations (continued DQ32L DQ30L NC B A0L DQ33L DQ29L C A17L A1L DQ31L D A2L A3L DQ35L E A4L A5L VDD F VDD A6L A7L G OEL B2L B3L H VSS R/WL A8L J A9L ...
Page 5
Pin Configurations (continued) Figure 3. 176-Pin Thin Quad Flat Pack (TQFP) (Top View 34L 2 DQ 35L ...
Page 6
Pin Definitions Left Port Right Port [1] [1] A –A A –A Address Inputs. 0L 17L 0R 17R [3] [3] ADS ADS Address Strobe Input. Used as an address qualifier. This signal should be asserted LOW for L R the ...
Page 7
Master Reset The FLEx36 family devices undergo a complete reset by taking its MRST input LOW. The MRST input can switch asynchro- nously to the clocks. The MRST initializes the internal burst counters to zero, and the counter mask registers ...
Page 8
Address Counter and Mask Register Operations [10] This section describes the features only apply to CY7C0850AV/CY7C0851AV/CY7C0852AV devices, but not to the CY7C0853AV device. Each port of these devices has a programmable burst address counter. The burst counter contains three registers: ...
Page 9
... When the least significant bit of the mask register is “0,” the counter increments by two. This may be used to connect the CY7C0850AV/CY7C0851AV/CY7C0852AV as a 72-bit single port SRAM in which the counter of one port counts even addresses and the counter of the other port counts odd addresses. This even-odd address scheme stores one half of the 72-bit data in even memory locations, and the other half in odd memory locations ...
Page 10
Figure 4. Counter, Mask, and Mirror Logic Block Diagram CNT/MSK CNTEN Decode ADS Logic CNTRST MRST Bidirectional Address Lines CLK 17 From Address Lines From 17 Mask Register 17 From Mask 17 From Counter Document #: 38-06070 Rev. *H Mask ...
Page 11
Figure 5. Programmable Counter-Mask Register Operation CNTINT Example: Load Counter-Mask Register = 3F Load Address Counter = 8 Max Address Register Max + 1 Address Register Document #: 38-06070 Rev ...
Page 12
IEEE 1149.1 Serial Boundary Scan (JTAG) The CY7C0850AV/CY7C0851AV/CY7C0852AV/CY7C0853AV incorporates an IEEE 1149.1 serial boundary scan test access port (TAP). The TAP controller functions in a manner that does not conflict with the operation of other devices using 1149.1-compliant TAPs. The ...
Page 13
Maximum Ratings [15] Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested. Storage Temperature ................................ –65 Ambient Temperature with Power Applied ........................................... –55 Supply Voltage to Ground Potential...............–0. 4.6V DC ...
Page 14
Z = 50Ω 0 OUTPUT (a) Normal Load (Load 1) ALL INPUT PULSES Switching Characteristics Over the Operating Range Parameter Description f Maximum Operating Frequency MAX2 t Clock Cycle Time CYC2 t Clock HIGH Time CH2 ...
Page 15
Switching Characteristics Over the Operating Range (continued) Parameter Description t Output Enable to Data Valid OE [20, 21 Low Z OLZ [20, 21 High Z OHZ t Clock to Data Valid CD2 t Clock ...
Page 16
JTAG Timing Parameter f Maximum JTAG TAP Controller Frequency JTAG t TCK Clock Cycle Time TCYC t TCK Clock HIGH Time TH t TCK Clock LOW Time TL t TMS Setup to TCK Clock Rise TMSS t TMS Hold After ...
Page 17
Switching Waveforms t RS MRST t ALL RSF ADDRESS/ DATA t LINES RSS ALL INACTIVE OTHER INPUTS TMS CNTINT INT TDO t CYC2 t CH2 CLK B0–B3 R ...
Page 18
Switching Waveforms (continued) t CYC2 t t CH2 CL2 CLK ADDRESS A (B1 (B1) DATA OUT(B1 ADDRESS A (B2 (B2 ...
Page 19
Switching Waveforms (continued) Figure 12. Read-to-Write-to-Read (OE Controlled) t CYC2 t t CH2 CL2 CLK R ADDRESS DATA IN DATA OUT OE Figure 13. Read ...
Page 20
Switching Waveforms (continued) Figure 14. Write with Address Counter Advance t CYC2 t t CH2 CL2 CLK ADDRESS n INTERNAL A n ADDRESS t t SAD HAD ADS CNTEN t t SCN HCN D DATA ...
Page 21
Switching Waveforms (continued) Figure 16. Disabled-to-Write-to-Read-to-Write-to-Read t CYC2 t CL2 CLK R ADDRESS DATA D IN DATA OUT DISABLED Figure 17. Disabled-to-Read-to-Disabled-to-Write t CYC2 t CL2 CLK t CE ...
Page 22
Switching Waveforms (continued) Figure 18. Read-to-Readback-to-Read-to-Read (R/W = HIGH) t CYC2 t t CL2 CH2 CLK t SAD ADS CNTEN t t SCN HCN ADDRESS COUNTER A INTERNAL n ADDRESS OE DATA OUT INCREMENT Document #: 38-06070 Rev ...
Page 23
Switching Waveforms (continued) t CYC2 t t CH2 CL2 CLK ADDRESS INTERNAL A x ADDRESS R/W ADS CNTEN t t SRST HRST CNTRST DATA [34] DATA OUT COUNTER RESET ...
Page 24
Switching Waveforms (continued) Figure 20. Readback State of Address Counter or Mask Register t CYC2 t t CH2 CL2 CLK EXTERNAL A ADDRESS n A – INTERNAL A ADDRESS t t SAD HAD ADS ...
Page 25
Switching Waveforms (continued) Figure 21. Left_Port (L_Port) Write to Right_Port (R_Port) Read t CYC2 t t CH2 CL2 CLK L_PORT A ADDRESS CKHZ t SD L_PORT D DATA IN t CYC2 t ...
Page 26
Switching Waveforms (continued) Figure 22. Counter Interrupt and Retransmit t CYC2 t t CH2 CL2 CLK t t SCM HCM CNT/MSK ADS CNTEN COUNTER INTERNAL 1FFFC 1FFFD ADDRESS CNTINT Notes 42 – LOW; ...
Page 27
Switching Waveforms (continued) Figure 23. MailBox Interrupt Timing t CYC2 t t CH2 CL2 CLK L_PORT 3FFFF ADDRESS INT R t CYC2 t t CH2 CL2 CLK R_PORT A ADDRESS Table 7. Read/Write and ...
Page 28
... Thin Quad Flat Pack ( 1.4 mm) CY7C0851AV-133AXC CY7C0851AV-133BBI 51-85114 172-Ball Grid Array ( 1.25 mm) with 1 mm pitch CY7C0851AV-133AI 51-85132 176-Pin Thin Quad Flat Pack ( 1.4 mm) CY7C0851AV-133AXI 32K × 36 (1M) 3.3V Synchronous CY7C0850AV Dual-Port SRAM Speed Package Ordering Code (MHz) Diagram 167 CY7C0850AV-167BBC 51-85114 172-Ball Grid Array ( ...
Page 29
Package Diagrams Figure 24. 172-Ball FBGA ( 1.25 mm) (51-85114) Document #: 38-06070 Rev. *H CY7C0850AV, CY7C0851AV CY7C0852AV, CY7C0853AV 51-85114-*B Page [+] Feedback ...
Page 30
Package Diagrams Figure 25. 176-Pin Thin Quad Flat Pack (24 × 24 × 1.4 mm) (51-85132) Document #: 38-06070 Rev. *H CY7C0850AV, CY7C0851AV CY7C0852AV, CY7C0853AV 51-85132-** Page [+] Feedback ...
Page 31
... Updated Disabled-to-Write-to-Read-to-Write-to-Read timing diagram to correct the chip enable and output enable schemes Updated Disabled-to-Read-to-Disabled-to-Write timing diagram to correct the chip enable and output enable schemes SPN Updated counter reset section to reflect mirror register behavior CY7C0850AV, CY7C0851AV CY7C0852AV, CY7C0853AV for the CY7C0853V to 4.7 ns Page [+] Feedback ...
Page 32
... Cypress against all charges. Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement ...