MCIMX27MOP4A Freescale, MCIMX27MOP4A Datasheet - Page 26

no-image

MCIMX27MOP4A

Manufacturer Part Number
MCIMX27MOP4A
Description
Manufacturer
Freescale
Datasheet

Specifications of MCIMX27MOP4A

Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MCIMX27MOP4A
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCIMX27MOP4A
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MCIMX27MOP4AR2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCIMX27MOP4AR2
Manufacturer:
FREESCALE
Quantity:
20 000
Signal Descriptions
3
This section discusses the following:
Table 3
26
A [13:0]
— All variable block sizes are supported (in case of encoding, 8 × 4, 4 × 8, and 4 × 4 block sizes
— MPEG-4 AC/DC prediction and H.264 Intra prediction
— H.263 Annex I, J, K(RS = 0 and ASO =0), and T are supported. In case of encoding, the Annex
— CIR (Cyclic Intra Refresh)/AIR (Adaptive Intra Refresh)
— Error resilience tools
— Bit-rate control (CBR and VBR)
Pre/post rotation/mirroring
— 8 rotation/mirroring modes for image to be encoded
— 8 rotation/mirroring modes for image to be displayed
— Embeds 16-bit DSP processor that is dedicated to processing bitstream and driving codec
— General purpose registers and interrupt generation for communication between system and
Signal Descriptions
Identifies and defines all device signals in text, tables, and (as appropriate) figures. Signals can be
organized by group, as applicable.
Contains pin-assignment/contact-connection diagrams, if the sequence of information in the data
sheet requires them to be included here.
shows the i.MX27/MX27L signal descriptions.
Programmability
Pad Name
– Support 16 reference frame for H.264 decoding
– Quarter-pel and half-pel accuracy motion estimation
– [+/-16, +/-16] Search range
– Unrestricted motion vector
are not supported).
I and K(RS=1 or ASO=1) are not supported.
– MPEG-4 re-synchronize marker and data-partitioning with RVLC (fixed number of
– H.264/AVC FMO and ASO
– H.263 slice structured mode
hardware
video codec module
bits/macroblocks between macroblocks)
Address bus signals, shared with SDRAM/MDDR, WEIM and PCMCIA, A[10] for
SDRAM/MDDR is not the address but the pre-charge bank select signal.
Table 3. i.MX27/MX27L Signal Descriptions
i.MX27 and i.MX27L Data Sheet, Rev. 1.6
External Bus/Chip Select (EMI)
Function/Notes
Freescale Semiconductor

Related parts for MCIMX27MOP4A