STPCE1HDBI STMicroelectronics, STPCE1HDBI Datasheet - Page 72

• Manufacturer Part Number: STPCE1HDBI
• Manufacturer: STMicroelectronics

Specifications of STPCE1HDBI

• Operating Temperature (min): -40C
• Operating Temperature (max): 85C
• Processing Unit: Microprocessor
• Operating Supply Voltage (min): 2.45/3V
• Operating Supply Voltage (typ): 2.5/3.3V
• Operating Supply Voltage (max): 2.7/3.6V
• Package Type: BGA
• Screening Level: Industrial
• Pin Count: 388
• Mounting: Surface Mount
• Rad Hardened: No
• Lead Free Status / RoHS Status: Supplier Unconfirmed

DESIGN GUIDELINES
6.4.2. MEMORY INTERFACE
6.4.2.1. Introduction
In order to achieve SDRAM memory interfaces
which work at clock frequencies of 100 MHz and
above, careful consideration has to be given to the
timing of the interface with all the various electrical
and physical constraints taken into consideration.
The guidelines described below are related to
SDRAM components on DIMM modules. For
applications where the memories are directly
soldered to the motherboard, the PCB should be
laid out such that the trace lengths fit within the
constraints shown here. The traces could be
slightly shorter since the extra routing on the
6.4.2.3. Board Layout Issues
The physical layout of the motherboard PCB
assumed in this presentation is as shown in
6-17. Because all of the memory interface signal
balls are located in the same region of the STPC
device, it is possible to orientate the device to
reduce the trace lengths. The worst case routing
length to the DIMM1 is estimated to be 100 mm.
Solid power and ground planes are a must in order
to provide good return paths for the signals and to
reduce EMI and noise. Also there should be ample
high frequency decoupling between the power
72/87
This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice.
CONTROLLER
SDRAM
PLL
PLL
Figure 6-16. Clock Scheme
Release 1.3 - January 29, 2002
MCLKO
MCLKI
MA[ ] + Control
MD[63:0]
Figure
DIMM PCB is no longer present but it is then up to
the user to verify the timings.
6.4.2.2. SDRAM Clocking Scheme
The SDRAM Clocking Scheme deserves a special
mention here. Basically the memory clock is
generated on-chip through a PLL and goes
directly to the MCLKO output pin of the STPC. The
nominal frequency is 100 MHz. Because of the
high load presented to the MCLK on the board by
the DIMMs it is recommended to rebuffer the
MCLKO signal on the board and balance the skew
to the clock ports of the different DIMMs and the
MCLKI input pin of STPC.
and ground planes to provide a low impedance
path between the planes for the return paths for
signal routings which change layers. If possible,
the traces should be routed adjacent to the same
power or ground plane for the length of the trace.
For the SDRAM interface, the most critical signal
is the clock. Any skew between the clocks at the
SDRAM components and the memory controller
will impact the timing budget. In order to get well
matched
recommended that all the DIMM clock pins, STPC
clocks
at
all
components
it
is