MC9328MX21VG Freescale, MC9328MX21VG Datasheet - Page 25

no-image

MC9328MX21VG

Manufacturer Part Number
MC9328MX21VG
Description
Manufacturer
Freescale
Datasheet

Specifications of MC9328MX21VG

Operating Temperature (min)
0C
Operating Temperature (max)
70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Lead Free Status / RoHS Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9328MX21VG
Manufacturer:
MUSIC
Quantity:
39
Part Number:
MC9328MX21VG
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Note: The BMI_CLK/CS can only be up to 30MHz if BMI latch data at the falling edge and can be up to 36MHz (double as max
data pad speed) if BMI latch data at the next rising edge.
Note: Tds1 is the receive data setup time when BMI latch data at the falling edge.
Note: Tds2 is the receive data setup time when BMI latch data at the next rising edge.
3.8.2
In this mode both MASTER_SEL bit and MMD_MODE_SEL bit are cleared and the MMD_CLKOUT
bit is no useful. BMI_WRITE and BMI_CLK/CS are input signals driving by the external bus master. The
Output signal BMI_READ_REQ can be used as an interrupt signal to inform external bus master that data
is ready in the BMI TxFIFO for a read access. The external bus master can write data to the BMI RxFIFO
anytime since the CPU or DMA can move data out from RxFIFO much faster than the BMI interface. An
overflow interrupt is generated if RxFIFO overflow is detected. Once this happens, the new coming data
is ignored.
Each falling edge of BMI_CLK/CS will determine if the current cycle is read or write cycle. It drives data
and enables data out if BMI_WRITE is logic high. The D_EN signal remains active only while BMI_CLK/
CS is logic low and BMI_WRITE is logic high.
Each rising edge of BMI_CLK/CS will determine if data should be latched to RxFIFO from the data bus.
Freescale Semiconductor
BMI_READ_REQ
BMI_CLK/CS
Receive data setup time1
Receive data setup time2
BMI_D[15:0]
BMI_WRITE
Connecting BMI to External Bus Master Devices
(MASTER_MODE_SEL=0, MMD_MODE_SEL=1, MMD_CLKOUT=1)
Item
Table 17. MMD Write BMI Timing Table when BMI Drives Clock
Figure 9. BMI Drives Clock, MMD Write BMI Timing
A 1 is written to READ bit of control register
MC9328MX21 Technical Data, Rev. 3.4
Can be asserted any time
RxD1
Tds1
Symbol
Tds1
Tds2
Total has COUNT+1 clocks in one burst
RxD2
Minimum
14
14
Typical
Tds2
Can be asserted any time
Maximum
Last RxD
Unit
ns
ns
Specifications
25

Related parts for MC9328MX21VG