CY7C04312BV-133BGC Cypress Semiconductor Corp, CY7C04312BV-133BGC Datasheet
CY7C04312BV-133BGC
Specifications of CY7C04312BV-133BGC
Available stocks
Related parts for CY7C04312BV-133BGC
CY7C04312BV-133BGC Summary of contents
Page 1
... Commercial and industrial temperature ranges • 3.3V low operating power — Active = 750 mA (maximum) — Standby = 15 mA (maximum BUFFERED SWITCH REDUNDANT DATA MIRROR • 3901 North First Street • San Jose CY7C0430BV CY7C04312BV CY7C04314BV DSE Family PORT 3 PORT 4 PORT 2 PORT 3 PORT 4 • CA 95134 • ...
Page 2
... Counter enable inputs are provided to stall the operation of the address input and utilize the internal address generated by the internal counter for fast interleaved memory CY7C0430BV CY7C04312BV CY7C04314BV PORT 3 PORT 4 for one clock cycle will power ...
Page 3
... Port 2, Port 3, and Port 4 Logic Blocks are similar to Port 1 Logic Blocks. 4. Counter functionality applies only to CY7C0430BV (64K × 18) device option. These pins are either GND or NC for CY7C04312BV and CY7C04314BV. Document #: 38-06027 Rev. *A The counter and mask register operations are described in more details in the following sections ...
Page 4
... CNTINT P1 Document #: 38-06027 Rev 17P1 9 Addr. Read Port 1 Readback Register Port 1 Mask Register Port 1 Counter/ Address Register R 0P1 CE 1P1 OE P1 CLK P1 MRST CY7C0430BV CY7C04312BV CY7C04314BV Port-1 I/O Control Port 1 16K/32K/64K × 18 Address QuadPort DSE Array Decode Port 1 Interrupt Logic INT P1 Page ...
Page 5
... P1 Notes: 5. Central Leads are for thermal dissipation only. They are connected to device V 6. Pin is V for CY7C04312BV and CY7C04314BV devices Pin is NC for CY7C04312BV and CY7C04314BV devices. 8. Pin is V for CY7C04312BV and CY7C04314BV devices Pin is V for CY7C04314BV devices. SS Document #: 38-06027 Rev. *A ...
Page 6
... CNTINC Counter Increment Input. Asserting this signal LOW P3 P4 increments the burst address counter of its respective port on each rising edge of CLK. CY7C0430BV CY7C04312BV CY7C04314BV CY7C04312BV -133 -100 Unit [1] 133 100 MHz 4.2 5.0 750 600 200 ...
Page 7
... BIST Clock Input. Thermal Ground for Heat Dissipation. Ground Input. Power Input. Address Lines Ground Input. Address Lines Power Input. Data Lines Ground Input. Data Lines Power Input. CY7C0430BV CY7C04312BV CY7C04314BV Description = LOW HIGH), the 0 1 CD2 = LOW HIGH), the data lines (I/Os) ...
Page 8
... Over the Operating Range Test Conditions GND Test Conditions MHz 3.3V CC CY7C0430BV CY7C04312BV CY7C04314BV Ambient Temperature +70 C 3.3V 150 mV – +85 C 3.3V 150 mV CY7C043XXBV -100 Max. Min. Typ. Max. 2.4 0.4 0.4 2.0 0.8 0.8 10 –10 10 700 300 550 ...
Page 9
... AC Test Load OUTPUT (a) Normal Load 1.5V 50 TDO Z = GND (c) TAP Load Note: 10. Test conditions pF. Document #: 38-06027 Rev. *A OUTPUT = 1.5V OUTPUT (b) Three-State Delay 3.0V 10% GND t R All Input Pulses CY7C0430BV CY7C04312BV CY7C04314BV 1. 3.3V TH 90% 90% 10 Page ...
Page 10
... MHz. t Min. for commercial is 7.4 ns. MAX2 CYC2 13. This parameter is guaranteed by design, but it is not production tested. 14. Valid for both address and data outputs. Document #: 38-06027 Rev. *A CY7C04312BV CY7C04314BV [11] CY7C04312BV -133 -100 Min. Max. Min. 133 7 ...
Page 11
... TDI Hold after TCK Clock Rise TDIH t TCK Clock Low to TDO Valid TDOV t TCK Clock Low to TDO Invalid TDOX f Maximum CLKBIST Frequency BIST t CLKBIST High Time BH t CLKBIST Low Time BL Document #: 38-06027 Rev. *A CY7C0430BV CY7C04312BV CY7C04314BV [11] CY7C04312BV -133 -100 Min. Max. Min. Max ...
Page 12
... S 16. To Reset the test port without resetting the device, TMS must be held low for five clock cycles. Document #: 38-06027 Rev TMSH t TMSS t t TDIS TDIH t TDOX t TDOV t CYC2 t CL2 RSR ACTIVE CY7C0430BV CY7C04312BV CY7C04314BV t TCYC Page ...
Page 13
... Addresses do not have to be accessed sequentially. Note 18 indicates that address is constantly loaded on the rising edge of the CLK. Numbers are for reference only. 21 internal signal VIL and Document #: 38-06027 Rev CYC2 t CL2 A A n+1 n+2 t CD2 CKLZ . IH following the next rising edge of the clock CY7C0430BV CY7C04312BV CY7C04314BV n n+1 n+2 t OHZ t OLZ t OE Page ...
Page 14
... n+1 n CD2 CKHZ Q n Read No Operation . constantly loads the address on the rising edge of the CLK; numbers are for reference only. IL CY7C0430BV CY7C04312BV CY7C04314BV CD2 CKHZ CKHZ CKLZ CD2 CKHZ CD2 CKLZ CKLZ A A n+3 n+4 t CD2 t CKLZ Write Read ...
Page 15
... The “Internal Address” is equal to the “External Address” when CNTLD = V Document #: 38-06027 Rev. *A [24, 25, 26, 27 n+1 n+2 n n+2 n+3 t CD2 OHZ Read Write [28, 29 SCINC HCINC t CD2 n Counter Hold Read with Counter . CY7C0430BV CY7C04312BV CY7C04314BV A A n+4 n+5 t CD2 Q n+4 t CKLZ Read Q Q n+2 n+3 Read with Counter Page ...
Page 16
... Write External Address Notes CNTRST = MRST = MKLD = MKRD = CNTRD = 31. Counter operation is only available on the CY7C0430BV. The CY7C04312BV and CY7C04314BV do not support the counter functions. Document #: 38-06027 Rev. *A [29, 30, 31 n+1 n+1 n+2 Write with Write Counter Counter Hold IH. ...
Page 17
... DATA OUT Counter Reset Notes: 32 MRST = MKLD = MKRD = CNTRD = 33. No dead cycle exists during counter reset. A Read or Write cycle may be coincidental with the counter reset. Document #: 38-06027 Rev Write Read Address 0 Address CY7C0430BV CY7C04312BV CY7C04314BV n n HCLD SCLD Read Read Address 1 ...
Page 18
... This is the value of the address counter being read out on the address lines. Document #: 38-06027 Rev HCINC t SCRD A A n+1 n CD2 n+1 Read Data with Counter . IH in next clock cycle. CKLZ . CKHZ CY7C0430BV CY7C04312BV CY7C04314BV Note 35 Note 36 t CA2 t t CKHZ CKLZ [37] A n+2 t HCRD A A n+2 n CKLZ CKHZ Q n+2 Read Internal Address ...
Page 19
... Mask Register Value Notes: 38 R/W = CNTRST = MRST = CNTLD = CNTRD = CNTINC = 39. This is the value of the Mask Register read out on the address lines. Document #: 38-06027 Rev. *A Note 35 t CKLZ t t SMRD HMRD Mask Register . IH CY7C0430BV CY7C04312BV CY7C04314BV Note 36 t CA2 t CKHZ [39 Read Value Page ...
Page 20
... Port 2 will read the most recent data (written by Port 1) (t CCS Document #: 38-06027 Rev CKLZ n t CCS CD2 t DC CY7C0430BV CY7C04312BV CY7C04314BV violated, indeterminate CCS + t ) after the rising edge of Port 2’s clock. If CYC2 CD2 + t ) after the rising edge of Port 2’s clock. CYC2 CD2 Page ...
Page 21
... Interrupt flag is set with respect to the rising edge of the write clock, and is reset with respect to the rising edge of the read clock. Document #: 38-06027 Rev HCLD t t HCINC SCINC xx7Dh xx7Eh n SINT t HA FFFE CY7C0430BV CY7C04312BV CY7C04314BV xx7Fh xx00h t SCINT A A n+2 n+3 t RINT A A m+3 m Page xx00h t RCINT ...
Page 22
... Readback Readback Counter on Address Lines Readback Readback Mask Register on Address Lines Hold CY7C0430BV CY7C04312BV CY7C04314BV Operation Deselected Deselected Write Read Outputs Disabled [31, 51, 54, 55] Operation Counter/Address Register Reset and Mask Register Set (resets entire chip as per reset state table) Counter/Address Register Reset ...
Page 23
... Counter Read signal (CNTRD) and Mask Register Read signal (MKRD). Both signals are synchronized to the port's clock as shown in Table 2. Counter read has a higher priority than mask read. CY7C0430BV CY7C04312BV CY7C04314BV flag, a write by P1 LOW. A read P1 HIGH ...
Page 24
... FFFF. Setting the mask register to this value allows the counter to access the entire memory space. The address counter is then loaded with an initial value of XXX8. The “blocked” addresses (in this case, the 6th address through CY7C0430BV CY7C04312BV CY7C04314BV Memory Array 1 1 ...
Page 25
... TAP is unused in an application. TDI is connected to the most significant bit (MSB) on any register. Notes: 57. The “X” in this diagram represents the counter upper-bits. 58. Master Reset will reset the JTAG controller. (for counter CA2 CY7C0430BV CY7C04312BV CY7C04314BV (for mask readback) from the following CM2 and ad [58] ...
Page 26
... Repeatable results may not be possible. To guarantee that the boundary scan register will capture the correct value of a signal, the QuadPort DSE device signal must be stabilized long enough to meet the TAP controller’s CY7C0430BV CY7C04312BV CY7C04314BV instructions loaded into the ...
Page 27
... MBIST Result Register (MRR) will be used to store the pass-fail results. The MRR is a 25-bit register that will be Document #: 38-06027 Rev. *A CY7C0430BV CY7C04312BV CY7C04314BV connected between TDI and TDO during the internal scan (INT_SCAN) operation. The MRR will contain the total number of fail read cycles of the entire MBIST sequence. MRR[0] (bit 0) is the Pass/Fail bit. A “ ...
Page 28
... Bidirectional signals (address lines, datalines) require two cells so that one (the odd cell) is used to control a three-state buffer. Input only and output only signals have an extra dummy cell (odd cells) that are used to ease device layout. CY7C0430BV CY7C04312BV CY7C04314BV 62 P1_IO(17-9) 26 P1_IO(8-0) ...
Page 29
... The “0”/”1” next to each state represents the value at TMS at the rising edge of TCK. Document #: 38-06027 Rev. *A [59] 1 SELECT DR-SCAN 0 1 CAPTURE-DR 0 SHIFT- EXIT1- PAUSE- EXIT2-DR 1 UPDATE- CY7C0430BV CY7C04312BV CY7C04314BV 1 SELECT IR-SCAN 0 1 CAPTURE-IR 0 SHIFT- EXIT1- PAUSE- EXIT2-IR 1 UPDATE- Page ...
Page 30
... MBIST Debug Register (MDR) 391 0 Boundary Scan Register (BSR) TAP CONTROLLER Value Reserved for version number Defines Cypress part number Allows unique identification of QuadPort DSE device vendor Indicate the presence register CY7C0430BV CY7C04312BV CY7C04314BV Selection TDO Circuitry (MUX) TCK TMS MRST Description Page ...
Page 31
... Up count from 0 to 64K. All ports read 1s, then Port 1 writes 0s, then all ports read 0s (MIA_r1w0r0). Down count from 64K to 0. MIA_r0w1r1. Down count MIA_r1w0r0. Read all 0s. Port 1 write all zeros to memory using March2 Algorithm (M2A). Up count M2A_r0w1r1. Up count M2A_r1w0r0. Down count M2A_r0w1r1. CY7C0430BV CY7C04312BV CY7C04314BV Description Page ...
Page 32
... Non-Debug 16 A7_P4 Debug 18 A8_P4 Reserved 20 A9_P4 Reserved 22 A10_P4 24 A11_P4 26 A12_P4 Bump (Ball A13_P4 30 A14_P4 32 A15_P4 34 CNTINT_P4 36 CNTRST_P4 38 MKLD_P4 40 CNTLD_P4 CY7C0430BV CY7C04312BV CY7C04314BV Description Signal Name Bump (Ball) ID F20 F19 F18 E20 E19 D19 D18 C20 C19 F17 K18 H18 H17 Page ...
Page 33
... IO4_P2 190 IO5_P2 192 IO6_P2 194 IO7_P2 196 IO8_P2 198 A0_P2 200 A1_P2 202 A2_P2 204 A3_P2 CY7C0430BV CY7C04312BV CY7C04314BV Signal Name Bump (Ball) ID M17 Y15 W15 Y16 W16 Y17 W17 Y18 W18 Y19 V12 Y11 W12 Y12 W13 Y13 ...
Page 34
... IO17_P2 340 IO9_P1 342 IO10_P1 344 IO11_P1 346 IO12_P1 348 IO13_P1 350 IO14_P1 352 IO15_P1 354 IO16_P1 356 IO17_P1 358 IO9_P3 360 IO10_P3 362 IO11_P3 364 IO12_P3 366 IO13_P3 368 IO14_P3 CY7C0430BV CY7C04312BV CY7C04314BV Signal Name Bump (Ball A10 B9 A9 ...
Page 35
... CY7C0430BV-133BGC CY7C0430BV-133BGI 100 CY7C0430BV-100BGC CY7C0430BV-100BGI 10 Gb/s 3.3V QuadPort DSE Family 1/2 Mb (32K x 18) Speed (MHz) Ordering Code 133 CY7C04312BV-133BGC 100 CY7C04312BV-100BGC 10 Gb/s 3.3V QuadPort DSE Family 1/4 Mb (16K x 18) Speed (MHz) Ordering Code 133 CY7C04314BV-133BGC 100 CY7C04314BV-100BGC Document #: 38-06027 Rev. *A ...
Page 36
... The inclusion of Cypress Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges. CY7C0430BV CY7C04312BV CY7C04314BV 51-85130 ...
Page 37
... Document Title: CY7C430BV, CY7C04312BV, CY7C04314BV 10 Gb/s 3.3V QuadPort DSE Family Document Number: 38-06027 Issue REV. ECN NO. Date ** 109906 09/10/01 *A 115042 05/23/02 Document #: 38-06027 Rev. *A Orig. of Change Description of Change SZV Change from Spec number: 38-01052 to 38-06027 FSG Remove Preliminary, TM from DSE. Change RUNBIST to CYBIST. ...