MT48H32M16LFCJ-8:A Micron Technology Inc, MT48H32M16LFCJ-8:A Datasheet - Page 24

no-image

MT48H32M16LFCJ-8:A

Manufacturer Part Number
MT48H32M16LFCJ-8:A
Description
Manufacturer
Micron Technology Inc
Type
SDRAMr
Datasheet

Specifications of MT48H32M16LFCJ-8:A

Organization
32Mx16
Density
512Mb
Address Bus
15b
Access Time (max)
9/7ns
Maximum Clock Rate
125MHz
Operating Supply Voltage (typ)
1.8V
Package Type
VFBGA
Operating Temp Range
0C to 70C
Operating Supply Voltage (max)
1.95V
Operating Supply Voltage (min)
1.7V
Supply Current
85mA
Pin Count
54
Mounting
Surface Mount
Operating Temperature Classification
Commercial
Lead Free Status / RoHS Status
Compliant
Figure 11:
PDF: 09005aef81ca5de4/Source: 09005aef81ca5e03
MT48H32M16LF_1.fm - Rev. J 2/08 EN
READ Command
Notes:
A9, A11, A12
1. EN AP = enable auto precharge
Upon completion of a burst, assuming no other commands have been initiated, the DQs
will go High-Z.
Data from any READ burst may be truncated with a subsequent READ command, and
data from a fixed-length READ burst may be immediately followed by data from a READ
command. In either case, a continuous flow of data can be maintained. The first data
element from the new burst follows either the last element of a completed burst or the
last desired data element of a longer burst that is being truncated. The new READ
command should be issued x cycles before the clock edge at which the last desired data
element is valid, where x = CL -1.
Figure 7 on page 16 shows CLs of two and three; data element n + 3 is either the last of a
burst of four or the last desired of a longer burst. The 512Mb SDRAM uses a pipelined
architecture and therefore does not require the 2n rule associated with a prefetch archi-
tecture. A READ command can be initiated on any clock cycle following a previous
READ command. Full-speed random read accesses can be performed to the same bank,
as shown in Figure 12 on page 25, or each subsequent READ may be performed to a
different bank.
BA0, BA1
DIS AP = disable auto precharge
A0–A8
CAS#
A10
RAS#
WE#
CKE
CLK
CS#
1
HIGH
512Mb: 32 Meg x 16, 16 Meg x 32 Mobile SDRAM
COLUMN
ADDRESS
ADDRESS
DIS AP
EN AP
BANK
24
DON’T CARE
Micron Technology, Inc., reserves the right to change products or specifications without notice.
©2005 Micron Technology, Inc. All rights reserved.
Operations

Related parts for MT48H32M16LFCJ-8:A