ICS9DB823BGLFT IDT, Integrated Device Technology Inc, ICS9DB823BGLFT Datasheet

IC PC CLOCK 3.3V 48-TSSOP

ICS9DB823BGLFT

Manufacturer Part Number
ICS9DB823BGLFT
Description
IC PC CLOCK 3.3V 48-TSSOP
Manufacturer
IDT, Integrated Device Technology Inc
Type
Clock Bufferr
Datasheet

Specifications of ICS9DB823BGLFT

Input
Clock
Output
Clock
Frequency - Max
400MHz
Voltage - Supply
3.135 V ~ 3.465 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
48-TSSOP
Frequency-max
400MHz
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
9DB823BGLFT
Eight Output Differential Buffer for PCIe Gen 1, Gen 2 and QPI
Recommended Application:
DB800Q compatible part with PCIe Gen1, Gen 2 and QPI
support
General Description:
The ICS9DB823 is compatible with the Intel DB800Q Differential
Buffer Specification. This buffer provides 8 PCI-Express SRC or
8 QPI clocks. The ICS9DB823 is driven by a differential output
pair from a CK410B+ or CK509B main clock generator.
Key Specifications
Functional Block Diagram
Note: Polarities shown for OE_INV = 0.
IDT
®
Output cycle-cycle jitter < 50ps.
Output to Output skew <50ps
Phase jitter: PCIe Gen1 < 86ps peak to peak
Phase jitter: PCIe Gen2 < 3.0/3.1ps rms
Phase jitter: QPI < 0.5ps rms
RoHS compliant packaging
Eight Output Differential Buffer for PCIe and Gen 1, Gen 2 and QPI
SRC_IN
SRC_IN#
SRC_STOP#
HIGH_BW#
BYPASS#_133_100
PD#
SDATA
SCLK
OE_(7:0)
8
CONTROL
LOGIC
COMPATIBLE
SPREAD
PLL
1
M
U
X
Features/Benefits
Output Features
8 - 0.7V current-mode differential output pairs
Supports zero delay buffer mode and fanout mode
Bandwidth programming available
50-133 MHz operation in PLL mode
33-400 MHz operation in Bypass mode
Spread spectrum modulation tolerant, 0 to -0.5% down
spread and +/- 0.25% center spread.
Supports undriven differential outputs in Power Down and
DIF_STOP# modes for power management.
LOGIC
STOP
8
IREF
DIF(7:0))
LOCK
9DB823B
DATASHEET
1444D - 08/31/10

Related parts for ICS9DB823BGLFT

ICS9DB823BGLFT Summary of contents

Page 1

Eight Output Differential Buffer for PCIe Gen 1, Gen 2 and QPI Recommended Application: DB800Q compatible part with PCIe Gen1, Gen 2 and QPI support General Description: The ICS9DB823 is compatible with the Intel DB800Q Differential Buffer Specification. This buffer ...

Page 2

Eight Output Differential Buffer for PCIe for Gen 1, Gen 2 and QPI Pin Configuration SRC_DIV# 1 VDD 2 GND 3 SRC_IN 4 SRC_IN# 5 OE_0 6 OE_3 7 DIF_0 8 DIF_0# 9 GND 10 VDD 11 DIF_1 12 ...

Page 3

Eight Output Differential Buffer for PCIe for Gen 1, Gen 2 and QPI Pin Description for OE_INV = 0 PIN # PIN NAME PIN TYPE 1 SRC_DIV# 2 VDD PWR 3 GND PWR 4 SRC_IN 5 SRC_IN# 6 OE_0 ...

Page 4

Eight Output Differential Buffer for PCIe for Gen 1, Gen 2 and QPI Pin Description for OE_INV = 0 PIN # PIN NAME PIN TYPE 25 GND PWR 26 PD# 27 DIF_STOP# 28 HIGH_BW# PWR 29 DIF_4# OUT 30 ...

Page 5

Eight Output Differential Buffer for PCIe for Gen 1, Gen 2 and QPI Pin Description for OE_INV = 1 PIN # PIN NAME PIN TYPE 1 SRC_DIV# 2 VDD 3 GND 4 SRC_IN 5 SRC_IN# 6 OE0# 7 OE3# ...

Page 6

Eight Output Differential Buffer for PCIe for Gen 1, Gen 2 and QPI Pin Description for OE_INV = 1 PIN # PIN NAME PIN TYPE 25 GND 26 PD# 27 DIF_STOP 28 HIGH_BW# 29 DIF_4# 30 DIF_4 31 VDD ...

Page 7

Eight Output Differential Buffer for PCIe for Gen 1, Gen 2 and QPI Absolute Max Symbol Parameter VDD_A 3.3V Core Supply Voltage VDD_In 3.3V Logic Supply Voltage V Input Low Voltage IL V Input High Voltage IH Ts Storage ...

Page 8

Eight Output Differential Buffer for PCIe for Gen 1, Gen 2 and QPI Electrical Characteristics - DIF 0.7V Current Mode Differential Pair 70° 3.3 V +/-5 PARAMETER SYMBOL Current Source ...

Page 9

Eight Output Differential Buffer for PCIe for Gen 1, Gen 2 and QPI Electrical Characteristics - Clock Input Parameters 70°C; Supply Voltage V = 3.3 V +/- PARAMETER SYMBOL Input High Voltage - ...

Page 10

Eight Output Differential Buffer for PCIe for Gen 1, Gen 2 and QPI Clock Periods Differential Outputs with Spread Spectrum Enabled Measurement Window 1 Clock Symbol Lg- -SSC Absolute Short-term Period Average Definition Minimum Minimum Absolute Absolute Period Period ...

Page 11

Eight Output Differential Buffer for PCIe for Gen 1, Gen 2 and QPI Common Recommendations for Differential Routing L1 length, route as non-coupled 50ohm trace L2 length, route as non-coupled 50ohm trace L3 length, route as non-coupled 50ohm trace ...

Page 12

Eight Output Differential Buffer for PCIe for Gen 1, Gen 2 and QPI Alternative Termination for LVDS and other Common Differential Signals (figure 3) Vdiff Vp-p Vcm 0.45v 0.22v 1.08 0.58 0.28 0.6 0.80 0.40 0.6 0.60 0.3 1.2 ...

Page 13

Eight Output Differential Buffer for PCIe for Gen 1, Gen 2 and QPI General SMBus serial interface information for the 9DB823B How to Write: • Controller (host) sends a start bit. • Controller (host) sends the write address DC ...

Page 14

Eight Output Differential Buffer for PCIe for Gen 1, Gen 2 and QPI SMBus Table: Frequency Select Register, READ/WRITE ADDRESS (DC/DD) Byte 0 Pin # Name - PD_Mode Bit 7 Bit 6 - STOP_Mode - PD_Polarity Bit 5 Bit ...

Page 15

Eight Output Differential Buffer for PCIe for Gen 1, Gen 2 and QPI SMBus Table: Vendor & Revision ID Register Byte 4 Pin # Name - RID3 Bit 7 Bit 6 - RID2 - RID1 Bit 5 Bit 4 ...

Page 16

Eight Output Differential Buffer for PCIe for Gen 1, Gen 2 and QPI Note: Polarities in timing diagrams are shown OE_INV = 0. They are similar to OE_INV = 1. PD#, Power Down The PD# pin cleanly shuts off ...

Page 17

Eight Output Differential Buffer for PCIe for Gen 1, Gen 2 and QPI DIF_STOP# The DIF_STOP# signal is an active-low asynchronous input that cleanly stops and starts the DIF outputs. A valid clock must be present on SRC_IN for ...

Page 18

Eight Output Differential Buffer for PCIe for Gen 1, Gen 2 and QPI DIF_STOP_3 (Stop_Mode = Driven, PD_Mode = Tristate) DIF_Stop# PWRDWN# DIF (Free Running) DIF# (Free Running) DIF (Stoppable) DIF# (Stoppable) DIF_STOP_4 (Stop_Mode = Tristate, PD_Mode = Tristate) ...

Page 19

Eight Output Differential Buffer for PCIe for Gen 1, Gen 2 and QPI Eight Output Differential Buffer for PCIe Gen 1, Gen 2 and QPI IDT ® 300 mil SSOP In Millimeters SYMBOL COMMON DIMENSIONS MIN MAX A 2.41 ...

Page 20

Eight Output Differential Buffer for PCIe for Gen 1, Gen 2 and QPI N E1 INDEX AREA Ordering Information Part / Order Number Shipping Packaging 9DB823BFLF 9DB823BFLFT Tape and Reel 9DB823BGLF 9DB823BGLFT ...

Page 21

Eight Output Differential Buffer for PCIe Gen 1, Gen 2 and QPI Revision History Rev. Issue Date Description 1. Updated Electrical Characteristics to add propagation delay and phase noise information. 2. Added SMBus electrical characteristics 3. Added foot note ...

Related keywords