ICS85310AYI-11LFT IDT, Integrated Device Technology Inc, ICS85310AYI-11LFT Datasheet - Page 13
![no-image](/images/manufacturer_photos/0/3/324/idt__integrated_device_technology_inc_sml.jpg)
ICS85310AYI-11LFT
Manufacturer Part Number
ICS85310AYI-11LFT
Description
IC FANOUT BUFFER 1-5 DUAL 32LQFP
Manufacturer
IDT, Integrated Device Technology Inc
Series
HiPerClockS™r
Type
Fanout Buffer (Distribution), Multiplexerr
Datasheet
1.ICS85310AYI-11LFT.pdf
(18 pages)
Specifications of ICS85310AYI-11LFT
Number Of Circuits
1
Ratio - Input:output
2:10
Differential - Input:output
Yes/Yes
Input
HCSL, LVDS, LVHSTL, LVPECL, SSTL
Output
ECL, LVPECL
Frequency - Max
700MHz
Voltage - Supply
2.375 V ~ 3.8 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
32-LQFP
Frequency-max
700MHz
Number Of Clock Inputs
2
Mode Of Operation
Differential
Output Frequency
700MHz
Output Logic Level
ECL/LVPECL
Operating Supply Voltage (min)
-2.375/2.375V
Operating Supply Voltage (typ)
-2.5/-3.3/3.3V
Operating Supply Voltage (max)
-3.8/3.8V
Package Type
LQFP
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
32
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
85310AYI-11LFT
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ICS85310AYI-11LFT
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
ICS85310I-11 Data Sheet
3. Calculations and Equations.
The purpose of this section is to calculate the power dissipation for the LVPECL output pair.
LVPECL output driver circuit and termination are shown in Figure 6.
Figure 6. LVPECL Driver Circuit and Termination
T
V
Pd_H is power dissipation when the output drives high.
Pd_L is the power dissipation when the output drives low.
Pd_H = [(V
[(2V – 0.9V)/50Ω] * 0.9V = 19.8mW
Pd_L = [(V
[(2V – 1.7V)/50Ω] * 1.7V = 10.2mW
Total Power Dissipation per output pair = Pd_H + Pd_L = 30mW
ICS85310AYI-11 REVISION F JUNE 9, 2010
o calculate worst case power dissipation into the load, use the following equations which assume a 50Ω load, and a termination voltage of
CCO
•
•
– 2V.
For logic high, V
(V
For logic low, V
(V
OL_MAX
OH_MAX
CCO_MAX
CCO_MAX
– (V
– (V
– V
– V
CCO_MAX
CCO_MAX
OH_MAX
OUT
OL_MAX
OUT
= V
V
= V
Q1
CCO
) = 1.7V
) = 0.9V
OL_MAX
– 2V))/R
– 2V))/R
OH_MAX
= V
L
= V
L
] * (V
] * (V
CCO_MAX
CCO_MAX
CCO_MAX
CCO_MAX
RL
50Ω
V
CCO
– 1.7V
– 0.9V
-
V
2V
– V
OUT
– V
OL_MAX
OH_MAX
) = [(2V – (V
) = [(2V – (V
LOW SKEW, 1-TO-10 DIFFERENTIAL-TO-3.3V, 2.5V LVPECL/ECL FANOUT BUFFER
13
CCO_MAX
CCO_MAX
– V
– V
OL_MAX
OH_MAX
))/R
))/R
L]
L
* (V
] * (V
©2010 Integrated Device Technology, Inc.
CCO_MAX
CCO_MAX
– V
– V
OL_MAX
OH_MAX
) =
) =