ICS8533AGI-01LF IDT, Integrated Device Technology Inc, ICS8533AGI-01LF Datasheet
ICS8533AGI-01LF
Specifications of ICS8533AGI-01LF
Available stocks
Related parts for ICS8533AGI-01LF
ICS8533AGI-01LF Summary of contents
Page 1
G D ENERAL ESCRIPTION The ICS8533I- low skew, high perfor mance 1-to-4 Differential-to-3.3V LVPECL HiPerClockS™ Fanout Buffer and a member of the HiPerClockS™ family of High Performance Clock Solutions from IDT. The ICS8533I-01 has two selectable ...
Page 2
ABLE IN ESCRIPTIONS ...
Page 3
T 3A ABLE ONTROL NPUT UNCTION ...
Page 4
BSOLUTE AXIMUM ATINGS Supply Voltage Inputs Outputs Continuous Current Surge Current Package Thermal Impedance, JA Storage Temperature, T STG T 4A ABLE OWER UPPLY HARACTERISTICS S y ...
Page 5
T 4D. LVPECL DC C ABLE HARACTERISTICS ...
Page 6
The spectral purity in a band at a specific offset from the fun- damental compared to the power of the fundamental is called the dBc Phase Noise. This value is normally expressed using a Phase noise plot and is most ...
Page 7
P ARAMETER LVPECL V EE -1.3V ± 0.165 3. UTPUT OAD EST IRCUIT nQx Qx nQy Qy tsk( UTPUT KEW 80% Clock 20% Outputs ...
Page 8
IRING THE IFFERENTIAL NPUT TO Figure 2 shows how the differential input can be wired to accept single ended levels. The reference voltage V_REF = V generated by the bias resistors R1, R2 and C1. This bias ...
Page 9
IFFERENTIAL LOCK NPUT NTERFACE The CLK /nCLK accepts LVDS, LVPECL, LVHSTL, SSTL, HCSL and other differential signals. Both V the V and V input requirements. Figures show PP CMR interface examples for the ...
Page 10
LVPECL LOCK NPUT NTERFACE The PCLK /nPCLK accepts LVPECL, CML, SSTL and other differential signals. Both V and V SWING and V input requirements. Figures show inter- CMR face examples for the HiPerClockS PCLK/nPCLK ...
Page 11
T LVPECL O ERMINATION FOR UTPUTS The clock layout topology shown below is a typical termina- tion for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines. FOUT and nFOUT are low impedance follower outputs that generate ...
Page 12
This section provides information on power dissipation and junction temperature for the ICS8533I-01. Equations and example calculations are also provided. 1. Power Dissipation. The total power dissipation for the ICS8533I-01 is the sum of the core power plus the power ...
Page 13
Calculations and Equations. The purpose of this section is to derive the power dissipated into the load. LVPECL output driver circuit and termination are shown in Figure calculate worst case power dissipation into the load, ...
Page 14
ABLE VS IR LOW ABLE FOR JA Single-Layer PCB, JEDEC Standard Test Boards Multi-Layer PCB, JEDEC Standard Test Boards NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains ...
Page 15
ACKAGE UTLINE UFFIX FOR T Reference Document: JEDEC Publication 95, MS-153 8533AGI-01 D IFFERENTIAL TSSOP EAD ABLE ACKAGE IMENSIONS ...
Page 16
ABLE RDERING NFORMATION ...
Page 17
...