ICS84320AY-01LN IDT, Integrated Device Technology Inc, ICS84320AY-01LN Datasheet

IC SYNTHESIZER GP LVPECL 32-LQFP

ICS84320AY-01LN

Manufacturer Part Number
ICS84320AY-01LN
Description
IC SYNTHESIZER GP LVPECL 32-LQFP
Manufacturer
IDT, Integrated Device Technology Inc
Series
HiPerClockS™r
Type
Frequency Synthesizerr
Datasheet

Specifications of ICS84320AY-01LN

Pll
Yes with Bypass
Input
Crystal
Output
LVPECL
Number Of Circuits
1
Ratio - Input:output
1:2
Differential - Input:output
No/Yes
Frequency - Max
780MHz
Divider/multiplier
Yes/No
Voltage - Supply
3.135 V ~ 3.465 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
32-LQFP
Frequency-max
780MHz
Number Of Elements
1
Supply Current
155mA
Pll Input Freq (min)
14MHz
Pll Input Freq (max)
40MHz
Operating Supply Voltage (typ)
3.3V
Operating Temp Range
0C to 70C
Package Type
TQFP
Output Frequency Range
77.5 to 780MHz
Operating Supply Voltage (min)
2.915/3.135V
Operating Supply Voltage (max)
3.465V
Operating Temperature Classification
Commercial
Pin Count
32
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
800-1140
84320AY-01LN

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ICS84320AY-01LN
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
ICS84320AY-01LN
Manufacturer:
ICS
Quantity:
20 000
Part Number:
ICS84320AY-01LNT
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
84320AY-01
G
The ICS84320-01 is a general purpose, dual output Crystal-
to-3.3V Differential LVPECL High Frequency Synthesizer. The
ICS84320-01 has a selectable TEST_CLK or crystal
inputs. The VCO operates at a frequency range of 620MHz to
780MHz. The VCO frequencyis programmed in steps equal
to the value of the input reference or crystal frequency. The
VCO and output frequencycan be programmed using the
serial or parallel interfaces tothe configuration logic. The low
phase noise characteristicsof the ICS84320-01 make it an
ideal clock source for 10 Gigabit Ethernet, SONET, and
Serial Attached SCSI applications.
B
TEST_CLK
XTAL_SEL
S_CLOCK
VCO_SEL
nP_LOAD
S_LOAD
ENERAL
LOCK
S_DATA
M0:M8
XTAL1
XTAL2
N0:N1
MR
D
IAGRAM
D
OSC
ESCRIPTION
PHASE DETECTOR
0
1
÷ M
CONFIGURATION
INTERFACE
VCO
LOGIC
PLL
0
1
÷ N
÷ 1
÷ 2
÷ 4
÷ 8
www.idt.com
1
F
• Dual differential 3.3V LVPECL outputs
• Selectable crystal oscillator interface
• Output frequency range: 77.5MHz to 780MHz
• Crystal input frequency range: 14MHz to 40MHz
• VCO range: 620MHz to 780MHz
• Parallel or serial interface for programming counter
• Duty cycle: 49% - 51% (N > 1)
• RMS period jitter: 2ps (typical)
• RMS phase jitter at 155.52MHz, using a 38.88MHz crystal
• 3.3V supply voltage
• 0°C to 70°C ambient operating temperature
• Available in both standard (RoHS 5) and lead-free RoHS (6)
P
FOUT0
nFOUT0
FOUT1
nFOUT1
TEST
780MH
or LVCMOS/LVTTL TEST_CLK
and output dividers
(12kHz to 20MHz): 2.5ps (typical)
100kHz ............... -128.1 dBc/Hz
packages
EATURES
Offset
IN
100Hz ................. -90.5 dBc/Hz
10kHz ............... -123.6 dBc/Hz
1kHz ............... -114.2 dBc/Hz
A
SSIGNMENT
LVPECL F
Z
V
M5
M6
M7
M8
N0
N1
, C
nc
EE
7mm x 7mm x 1.4mm package body
5mm x 5mm x 0.925 package body
RYSTAL
1
2
3
4
5
6
7
8
Noise Power
32 31 30 29 28 27 26 25
9 10 11 12 13 14 15 16
ICS84320-01
32-Lead LQFP
32-Lead VFQFN
REQUENCY
-
Y Package
TO
K Package
Top View
Top View
-3.3V D
ICS84320-01
S
IFFERENTIAL
YNTHESIZER
REV. D JULY 26, 2010
24
23
22
21
20
19
18
17
XTAL2
TEST_CLK
XTAL_SEL
V
S_LOAD
S_DATA
S_CLOCK
MR
CCA

Related parts for ICS84320AY-01LN

ICS84320AY-01LN Summary of contents

Page 1

G D ENERAL ESCRIPTION The ICS84320- general purpose, dual output Crystal- to-3.3V Differential LVPECL High Frequency Synthesizer. The ICS84320-01 has a selectable TEST_CLK or crystal inputs. The VCO operates at a frequency range of 620MHz to 780MHz. The ...

Page 2

F D UNCTIONAL ESCRIPTION NOTE: The functional description that follows describes op- eration using a 25MHz crystal. Valid PLL loop divider values for different crystal or input frequencies are defined in the In- put Frequency Characteristics, Table 5, NOTE 1. ...

Page 3

ABLE IN ESCRIPTIONS ...

Page 4

T 3A ABLE ARALLEL AND ERIAL ODE ...

Page 5

BSOLUTE AXIMUM ATINGS Supply Voltage Inputs, V -0. Outputs, V (LVCMOS) -0. Outputs, I (LVPECL) O Continuous Current 50mA Surge Current 100mA Package Thermal Impedance, θ Lead ...

Page 6

T 4C. LVPECL DC C ABLE HARACTERISTICS ...

Page 7

T 0 -10 -20 -30 -40 -50 -60 -70 -80 -90 -100 -110 -120 -130 -140 -150 -160 -170 -180 -10 -20 -30 -40 -50 -60 -70 -80 -90 -100 -110 -120 -130 -140 -150 -160 ...

Page 8

P ARAMETER CCO CCA LVPECL V EE -1.3V ± 0.165V 3. UTPUT OAD EST IRCUIT 1σ contains 68.26% of all measurements 2σ contains 95.4% of all measurements 3σ ...

Page 9

OWER UPPLY ILTERING ECHNIQUES As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. The ICS84320-01 provides separate power supplies to isolate any high switching noise from the outputs to ...

Page 10

RYSTAL NPUT NTERFACE A crystal can be characterized for either series or parallel mode operation. The ICS84320-01 has a built-in crystal oscillator circuit. This interface can accept either a series or parallel crystal without additional components and ...

Page 11

T LVPECL O ERMINATION FOR UTPUTS The clock layout topology shown below is a typical termi- nation for LVPECL outputs. The two different layouts men- tioned are recommended only as guidelines. FOUT and nFOUT are low impedance follower outputs that ...

Page 12

L G AYOUT UIDELINE The schematic of the ICS84320-01 layout example used in this layout guideline is shown in Figure 6A. The ICS84320- 01 recommended PCB board layout for this example is shown in Figure 6B. This layout example is ...

Page 13

The following component footprints are used in this layout example: All the resistors and capacitors are size 0603 OWER AND ROUNDING Place the decoupling capacitors C14 and C15, as close as pos- sible to the power pins. If ...

Page 14

VFQFN EPAD HERMAL ELEASE ATH In order to maximize both the removal of heat from the package and the electrical performance, a land pattern must be incorporated on the Printed Circuit Board (PCB) within the footprint of ...

Page 15

This section provides information on power dissipation and junction temperature for the ICS84320-01. Equations and example calculations are also provided. 1. Power Dissipation. The total power dissipation for the ICS84320-01 is the sum of the core power plus the power ...

Page 16

Calculations and Equations. The purpose of this section is to derive the power dissipated into the load. LVPECL output driver circuit and termination are shown in Figure 8. F IGURE T o calculate worst case power dissipation into the ...

Page 17

ABLE VS IR LOW ABLE FOR JA Single-Layer PCB, JEDEC Standard Test Boards Multi-Layer PCB, JEDEC Standard Test Boards NOTE: Most modern PCB designs use multi-layered boards. The data in the second row ...

Page 18

ACKAGE UTLINE UFFIX FOR EAD T 10A. P ABLE ...

Page 19

ACKAGE UTLINE EAD ACKAGE Ind ex Area View D Chamfer 4x 0.6 x 0.6 max OPTIONAL NOTE: The following package mechanical drawing is a generic drawing that applies to any ...

Page 20

T 11 ABLE RDERING NFORMATION ...

Page 21

...

Page 22

We’ve Got Your Timing Solution. 6024 Silver Creek Valley Road San Jose, CA 95138 © 2010 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice. IDT, the IDT logo, ICS and HiPerClockS are trademarks of ...

Related keywords