IDT82V3255TFG IDT, Integrated Device Technology Inc, IDT82V3255TFG Datasheet - Page 5

• Manufacturer Part Number: IDT82V3255TFG
• Description: IC PLL WAN SMC STRATUM 3 64-TQFP
• Manufacturer: IDT, Integrated Device Technology Inc
• Type: PLL Clock Generatorr

Specifications of IDT82V3255TFG

• Input: CMOS, LVDS, PECL
• Output: CMOS, LVDS, PECL
• Frequency - Max: 622.08MHz
• Voltage - Supply: 3 V ~ 3.6 V
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 64-TQFP, 64-VQFP
• Frequency-max: 622.08MHz
• Function: Wan PLL
• Operating Temperature (max): 85C
• Operating Temperature (min): -40C
• Package Type: TQFP
• Pin Count: 64
• Mounting: Surface Mount
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: 82V3255TFG

Table of Contents
PACKAGE DIMENSIONS.................................................................................................................................................... 127
ORDERING INFORMATION................................................................................................................................................ 132
IDT82V3255
8.4 JITTER & WANDER PERFORMANCE ....................................................................................................................................................... 117
8.5 OUTPUT WANDER GENERATION ............................................................................................................................................................ 120
8.6 INPUT / OUTPUT CLOCK TIMING ............................................................................................................................................................. 121
8.7 OUTPUT CLOCK TIMING ........................................................................................................................................................................... 122
8.3.2.1
8.3.2.2
PECL Input / Output Port ................................................................................................................................................ 114
LVDS Input / Output Port ................................................................................................................................................ 116
5
December 3, 2008
WAN PLL