IDT82V3255TFG IDT, Integrated Device Technology Inc, IDT82V3255TFG Datasheet - Page 95

no-image

IDT82V3255TFG

Manufacturer Part Number
IDT82V3255TFG
Description
IC PLL WAN SMC STRATUM 3 64-TQFP
Manufacturer
IDT, Integrated Device Technology Inc
Type
PLL Clock Generatorr
Datasheet

Specifications of IDT82V3255TFG

Input
CMOS, LVDS, PECL
Output
CMOS, LVDS, PECL
Frequency - Max
622.08MHz
Voltage - Supply
3 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
64-TQFP, 64-VQFP
Frequency-max
622.08MHz
Function
Wan PLL
Operating Temperature (max)
85C
Operating Temperature (min)
-40C
Package Type
TQFP
Pin Count
64
Mounting
Surface Mount
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
82V3255TFG

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
IDT82V3255TFG
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT82V3255TFG
Manufacturer:
IDT
Quantity:
20 000
Part Number:
IDT82V3255TFG8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Company:
Part Number:
IDT82V3255TFG8
Quantity:
920
Company:
Part Number:
IDT82V3255TFG8
Quantity:
491
PHASE_LOSS_FINE_LIMIT_CNFG - Phase Loss Fine Detector Limit Configuration *
Programming Information
IDT82V3255
Address: 5BH
Type: Read / Write
Default Value: 10XXX010
FINE_PH_LOS_
5 - 3
2 - 0
LIMT_EN
Bit
7
6
7
FINE_PH_LOS_LIMT_EN
PH_LOS_FINE_LIMT[2:0]
FAST_LOS_SW
FAST_LOS_SW
Name
-
6
Reserved.
This bit controls whether the occurrence of the fine phase loss will result in the T0/T4 DPLL unlocked.
0: Disabled.
1: Enabled. (default)
The value in this bit can be switched only when it is available for T0 path; this bit is always ‘1’ when it is available for T4
path.
This bit controls whether the occurrence of the fast loss will result in the T0/T4 DPLL unlocked.
0: Does not result in the T0 DPLL unlocked. T0 DPLL will enter Temp-Holdover mode automatically. (default)
1: Results in the T0/T4 DPLL unlocked. For T0 path, T0 DPLL will enter Lost-Phase mode if the T0 DPLL operating
mode is switched automatically.
These bits set a fine phase limit.
000: 0.
001: ± (45 ° ~ 90 °).
010: ± (90 ° ~ 180 °). (default)
011: ± (180 ° ~ 360 °).
100: ± (20 ns ~ 25 ns).
101: ± (60 ns ~ 65 ns).
110: ± (120 ns ~ 125 ns).
111: ± (950 ns ~ 955 ns).
5
-
4
-
95
3
-
Description
PH_LOS_FINE
_LIMT2
2
PH_LOS_FINE
_LIMT1
1
December 3, 2008
PH_LOS_FINE
_LIMT0
0
WAN PLL

Related parts for IDT82V3255TFG