M41T80M6E STMicroelectronics, M41T80M6E Datasheet - Page 15

IC RTC SERIAL W/ALARM 8-SOIC

M41T80M6E

Manufacturer Part Number
M41T80M6E
Description
IC RTC SERIAL W/ALARM 8-SOIC
Manufacturer
STMicroelectronics
Type
Clock/Calendar/Alarmr
Datasheet

Specifications of M41T80M6E

Memory Size
20B
Time Format
HH:MM:SS:hh (24 hr)
Date Format
YY-MM-DD-dd
Interface
I²C, 2-Wire Serial
Voltage - Supply
2 V ~ 5.5 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
8-SOIC (3.9mm Width)
Function
Clock/Calendar/Alarm/Timer Interrupt
Rtc Memory Size
20 Byte
Supply Voltage (max)
5.5 V
Supply Voltage (min)
2 V
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Rtc Bus Interface
Serial (2-Wire, I2C)
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
497-2820-5
M41T80M6

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M41T80M6E
Manufacturer:
ST
0
Part Number:
M41T80M6E2
Manufacturer:
ST
0
M41T80
3.2
Note:
Setting alarm clock registers
Address locations 0Ah-0Eh contain the alarm settings. The alarm can be configured to go
off at a prescribed time on a specific month, date, hour, minute, or second or repeat every
year, month, day, hour, minute, or second.
Bits RPT5-RPT1 put the alarm in the repeat mode of operation.
modes
per second mode to quickly alert the user of an incorrect alarm setting.
When the clock information matches the alarm clock settings based on the match criteria
defined by RPT5-RPT1, the AF (alarm flag) is set. If AFE (alarm flag enable) is also set (and
SQWE is '0.'), the alarm condition activates the IRQ/OUT/SQW pin.
If the address pointer is allowed to increment to the flag register address, an alarm condition
will not cause the interrupt/flag to occur until the address pointer is moved to a different
address. It should also be noted that if the last address written is the “Alarm Seconds,” the
address pointer will increment to the flag address, causing this situation to occur.
The IRQ/OUT/SQW output is cleared by a READ to the flags register as shown in
A subsequent READ of the flags register is necessary to see that the value of the alarm flag
has been reset to '0.'
Figure 11. Alarm interrupt reset waveform
Table 4.
IRQ/OUT/SQW
ACTIVE FLAG
RPT5
1
1
1
1
1
0
shows the possible configurations. Codes not listed in the table default to the once
Alarm repeat modes
RPT4
1
1
1
1
0
0
0Eh
RPT3
1
1
1
0
0
0
Doc ID 9074 Rev 4
RPT2
1
1
0
0
0
0
0Fh
RPT1
1
0
0
0
0
0
Table 4: Alarm repeat
Once per second
Once per minute
Once per month
Alarm setting
Once per hour
Once per year
Once per day
Clock operation
HIGH-Z
10h
Figure
AI07021
15/25
11.

Related parts for M41T80M6E