DS1486-120+ Maxim Integrated Products, DS1486-120+ Datasheet

no-image

DS1486-120+

Manufacturer Part Number
DS1486-120+
Description
IC TIMEKEEPER RAM 128K 32-EDIP
Manufacturer
Maxim Integrated Products
Type
Watchdog Timer/NVSRAMr
Datasheet

Specifications of DS1486-120+

Memory Size
1M (128K x 8)
Time Format
HH:MM:SS:hh (12/24 hr)
Date Format
YY-MM-DD-dd
Interface
Parallel
Voltage - Supply
4.5 V ~ 5.5 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Through Hole
Package / Case
32-DIP Module (600 mil), 32-EDIP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
PIN CONFIGURATIONS
www.maxim-ic.com
FEATURES
§ 128 kbytes of User NV RAM
§ Integrated NV SRAM, Real-Time Clock,
§ Totally Nonvolatile with Over 10 years of
§ Watchdog Timer Restarts an Out-of-Control
§ Alarm Function Schedules Real-Time-Related
§ Programmable Interrupts and Square-Wave
§ All Registers are Individually Addressable
§ Interrupt Signals Active in Power-Down
TOP VIEW
Crystal, Power-Fail Control Circuit and
Lithium Energy Source
Operation in the Absence of Power
Processor
Activities such as System Wakeup
Output
Through the Address and Data Bus
Mode
INTB (INTB)
GND
DQ0
DQ1
DQ2
A16
A14
A12
32-Pin Encapsulated Package
A7
A6
A5
A4
A3
A2
A1
A0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
(32 PIN 740)
DS1486
128k x 8
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
V
A15
INTA/SQW
WE
A13
A8
A9
A11
OE
A10
CE
DQ7
DQ6
DQ5
DQ4
DQ3
CC
RAMified Watchdog Timekeepers
1 of 14
INTB (INTB)
GND
DQ7
DQ6
DQ5
DQ4
DQ3
DQ2
DQ1
DQ0
ORDERING INFORMATION
DS1486-120
DS1486-120+
DS1486P-120
DS1486P-120+
DS9034PCX
DS9034PCX+
*DS9034PCX PowerCap required (must be ordered separately).
**A ‘+’ indicates lead-free. The top mark will include a ‘+’ symbol
on lead-free devices.
PowerCap is a registered trademark of Dallas Semiconductor.
PFO
A15
A16
V
WE
OE
CE
CC
PART
34-Pin PowerCap Module Board
(Uses DS9034PCX PowerCap)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
X1
RANGE
TEMP
+70°C
+70°C
+70°C
+70°C
+70°C
+70°C
0°C to
0°C to
0°C to
0°C to
0°C to
0°C to
GND V
DS1486/DS1486P
DS1486P
BAT
PIN-
PACKAGE
32 EDIP (0.740”)
32 EDIP (0.740”)
34 PowerCap®*
34 PowerCap*
PowerCap
PowerCap
X2
34
33
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
REV: 012505
INTA
SQW
A14
A13
A12
A11
A10
A9
A8
A7
A6
A5
A4
A3
A2
A1
A0
TOP
MARK**
DS1486-120
DS1486-120
DS1486P-
120
DS1486P-
120
DS9034PC
DS9034PC

Related parts for DS1486-120+

DS1486-120+ Summary of contents

Page 1

... Encapsulated Package (32 PIN 740) RAMified Watchdog Timekeepers ORDERING INFORMATION PART DS1486-120 DS1486-120+ DS1486P-120 DS1486P-120+ DS9034PCX DS9034PCX+ *DS9034PCX PowerCap required (must be ordered separately). **A ‘+’ indicates lead-free. The top mark will include a ‘+’ symbol on lead-free devices. PowerCap is a registered trademark of Dallas Semiconductor. ...

Page 2

PIN DESCRIPTION PIN NAME PDIP PowerCap INTB (INTB ...

Page 3

... The design allows the PowerCap to be mounted on top of the DS1486P after the completion of the surface mount process. Mounting the PowerCap after the surface mount process prevents damage to the crystal and battery due to high temperatures required for solder reflow ...

Page 4

... OPERATION—WRITE REGISTERS The DS1486 is in the write mode whenever the WE (Write Enable) and CE (Chip Enable) signals are in the active (Low) state after the address inputs are stable. The latter occurring falling edge will determine the start of the write cycle. The write cycle is terminated by the earlier rising edge ...

Page 5

Figure 1. Block Diagram ...

Page 6

TIME-OF-DAY REGISTERS Registers and A contain Time-of-Day data in BCD. Ten bits within these eight registers are not used and will always read 0 regardless of how they are written. Bits 6 and ...

Page 7

WATCHDOG ALARM REGISTERS Registers C and D contain the time for the Watchdog Alarm. The two registers contain a time count from 00.01 to 99.99 seconds in BCD. The value written into the Watchdog Alarm Registers can be written or ...

Page 8

Figure 2. RAMified Timekeeper Registers Figure 3. Time-of-Day Alarm Mask Bits REGISTER (3) MINUTES (5) HOURS Note: Any other bit combinations of mask bit settings produce illogical operation. (7) DAYS 1 Alarm ...

Page 9

COMMAND REGISTER (0Bh) Bit 7 Bit 6 TE IPSW IBH/LO Bit 7: Transfer Enable (TE). This bit when set to a logic 0 will disable the transfer of data between internal and external clock registers. The contents in the external ...

Page 10

ABSOLUTE MAXIMUM RATINGS Voltage Range on Any Pin Relative to Ground…………….……………………………….-0.3V to +6.0V Operating Temperature Range (Noncondensing)….………………………………………….0°C to +70°C Storage Temperature Range…………………………….…………………………………..-40°C to +85°C Soldering Temperature (EDIP) (leads, 10 seconds)…………………...…+260°C for 10 seconds (Note 14) Soldering Temperature……………………………….See IPC/JEDEC J-STD-020 Specification ...

Page 11

AC ELECTRICAL CHARACTERISTICS = 5.0V ±10 0°C to +70°C PARAMETER Read Cycle Time Address Access Time CE Access Time OE Access Time Output Active Output High-Z from Deselect Output Hold from ...

Page 12

WRITE CYCLE 1 (Notes WRITE CYCLE 2 (Notes 2, 8) TIMING DIAGRAM: INTERRUPT OUTPUTS PULSE MODE (Notes 11, 12 ...

Page 13

POWER-UP/POWER-DOWN TIMING (T = 0°C to +70°C) A PARAMETER CE High to Power-Fail Recovery at Power-Up V Slew Rate CC Power-Down V Slew Rate CC Power-Down V Slew Rate Power-Up CC Expected Data Retention POWER-DOWN/POWER-UP TIMING WARNING: Under no circumstances ...

Page 14

... low or the WE low transition occurs prior to or simultaneously with the CE low transition, the output buffers remain in a high-impedance state during this period. 9) Each DS1486 is marked with a four-digit date code AABB. AA designates the year of manufacture. BB designates the week of manufacture. The expected t the date of manufacture. ...

Related keywords