LM9832CCVJD National Semiconductor, LM9832CCVJD Datasheet
LM9832CCVJD
Specifications of LM9832CCVJD
Available stocks
Related parts for LM9832CCVJD
LM9832CCVJD Summary of contents
Page 1
... Internal bandgap voltage reference. +2.85 to +5.25V • 100 pin TQFP package 136mA 175µA USB Serial Port EEPROM MISC LM9832CCVJD 30 48MHz Crystal ≤ +70°C) Package A VJD100A 100 Pin Thin Quad Flatpac 1 October 2001 +12V Stepper Motor I/O Power ...
Page 2
... LM9832CCVJD D15 DRAM DGND D14 D13 D12 D11 Ordering Information Commercial (0°C ≤ T LM9832CCVJD ≤ +70°C) Package A VJD100A 100 Pin Thin Quad Flatpac 2 75 ø1 74 TR2 73 TR1 72 MISC I MISC I MISC I DGND MISC I MISC I MISC I PAPER SENSE 1 63 PAPER SENSE DGND LAMP ...
Page 3
Pin Descriptions USB Interface D+, D- Digital I/O. USB Interface signals BUS POWER Digital Input. Tie low for bus powered sys- tems, tie high for external power. ACTIVE/ Digital Output. Low in Suspend mode. High in operational mode. Used to ...
Page 4
Pin Descriptions (Continued) Analog Power Supplies (4 pins) V (2) This is the positive supply pin for the analog A supply. It should be connected to a voltage source of +5V and bypassed to AGND with a 0.1µF monolithic capacitor ...
Page 5
... Boost Gain Gain Error at any gain (Note 13) Static Offset DAC Characteristics (Configuration Registers 38, 39, and 3A) Monotonicity Offset DAC LSB size Offset DAC Adjustment Range Operating Ratings (Notes 1 & Operating Temperature Range 6.5V LM9832CCVJD + -0. +0.3V V Supply Voltage A ±25mA V Supply Voltage D ±50mA ...
Page 6
Electrical Characteristics (Continued) The following specifications apply for AGND=DGND=0V, V 100%, unless otherwise noted. Boldface limits apply for T Symbol Parameter CCD/CIS Source Requirements for Full Specified Accuracy and Dynamic Range (Note 12) Sensor’s Maximum Output Signal V Amplitude before ...
Page 7
DC and Logic Electrical Characteristics The following specifications apply for AGND=DGND=0V 48MHz. Boldface limits apply for T CRYSTAL IN Symbol Parameter Digital Output Characteristics for D0-D15, A0-A9, RD, WR, RAS, CAS (DRAM Interface) V Logical “1” Output ...
Page 8
... Note 5: Human body model, 100pF capacitor discharged through a 1.5kΩ resistor. Machine model, 200pF capacitor discharged through a 0Ω resistor. Note 6: See AN-450 “Surface Mounting Methods and Their Effect on Product Reliability” or the section titled “Surface Mount” found in any National Semiconductor Linear Data Book for other methods of soldering surface mount devices ...
Page 9
Timing Diagrams 0 48MHz Internal Clock (t = 20.83ns) PERIOD A0-A9 Row Address RAS CAS RD D0-D15 Read Operation WR D0-D15 Write Operation 0 48MHz Internal Clock (t = 20.83ns) PERIOD RAS CAS Column Address ...
Page 10
Register Listing Registers in bold boxes are reset to that value on power-up. All register addresses are in hexadecimal. All other numbers are decimal unless otherwise noted. Address Function IMAGE BUFFER (READ ONLY) 00 Pixel (Image) Data STATUS REGISTERS (READ ...
Page 11
Register Listing (Continued) Address Function COMMAND REGISTER Command Register This register is used to start and end a scan also used to home the sensor in a flatbed scanner or eject the image in a sheetfed scanner. Note: ...
Page 12
Register Listing (Continued) Address Function HORIZONTAL RESOLUTION AND DATAMODE SETTINGS Horizontal DPI Divider This register determines the horizontal resolution of the scan. Scan resolution = Optical resolution divided by the Horizontal_DPI_Divider. Pixel Packing This register determines how many bits in ...
Page 13
Register Listing (Continued) Address Function SENSOR CONTROL SETTINGS Ø1 Polarity Ø2 Polarity RS Polarity 0C CP1 Polarity CP2 Polarity TR1 Polarity TR2 Polarity Ø1 Active/Off Ø2 Active/Off RS Active/Off CP1 Active/Off 0D CP2 Active/Off TR1 Active/Off TR2 Active/Off Number of ...
Page 14
Register Listing (Continued) Address Function SENSOR PIXEL CONFIGURATION 1C Optical Black Pixels Start 1D Optical Black Pixels End 1E Active Pixels Start - MSB 1F Active Pixels Start - LSB 20 Line End - MSB 21 Line End - LSB ...
Page 15
Register Listing (Continued) Address Function ILLUMINATION SETTINGS Illumination Mode Controls the function of the 3 LAMP outputs: LAMP , LAMP , and LAMP Mode 0 is the Off/Reset state. Mode 1 is typically used for CCFL lamps. ...
Page 16
Register Listing (Continued) Address Function DIGITAL PIXEL RATE OFFSET AND GAIN SETTINGS 3E Fixed Offset Coefficient - MSB 3F Fixed Offset Coefficient - LSB 40 Fixed Multiplier Coefficient - MSB 41 Fixed Multiplier Coefficient - LSB DIGITAL PIXEL RATE OFFSET ...
Page 17
Register Listing (Continued) Address Function STEPPER MOTOR CONTROL SETTINGS n (Line Skipping) 43 Part of the “n out of m” function, consisting of registers 43, 44, and 54 (bits 3-7). m (Line Skipping) 44 Part of the “n out of ...
Page 18
Register Listing (Continued) Address Function Kickstart steps (fullstepping mode) 55 Hold Current Timeout 56 Stepper Motor PWM Frequency 57 Stepper Motor PWM Set Duty Cycle PAPER SENSE SETTINGS PAPER SENSE 1: Polarity PAPER SENSE 1: Level/Edge sensitive PAPER SENSE 1: ...
Page 19
Register Listing (Continued) Address Function MISC I/O PIN SETTINGS MISC I/O 1: Input or Output MISC I/O 1: Polarity (if configured as an input) MISC I/O 1: Level/Edge sensitive (if configured as an input) MISC I/O 1: Output State (if ...
Page 20
Register Listing (Continued) Address Function MISC I/O 5: Input or Output MISC I/O 5: Polarity (if configured as an input) MISC I/O 5: Level/Edge sensitive (if configured as an input) MISC I/O 5: Output State (if configured as an output) ...
Page 21
Applications Information 1.0 OVERVIEW The LM9832 is a USB, 1200dpi, 14 bit (42 bit color) scanner-on- a-chip. The LM9832 supersedes the LM9831, providing all of the LM9831’s functionality while improving performance and adding several new features. See 12.0 CHANGES FROM ...
Page 22
Applications Information (Continued) the external DRAM and accessed at the pixel rate. A digital sub- tractor subtracts the 16 bit offset word (corresponding to that pixel’s offset error) from each pixel. The subtractor saturates at 0, i.e. if the coefficient ...
Page 23
Applications Information (Continued) chronous, unpredictable, and non-constant rate. The LM9832 supports 2 sizes of DRAM, 256k x 16bit and 1M x 16bit. 216kbytes (108kwords) of the capacity of the DRAM is con- sumed by the offset and shading coefficients and ...
Page 24
Applications Information (Continued) 4.1 Full Step Mode In Full Step Mode the output is a pulse stream, as shown in Fig- ure 8. The amplitude of the pulses is controlled by the output of the 2 bit DAC, shown in ...
Page 25
Applications Information (Continued) Value Additional Lines to Store in DRAM 0 0(a only and (a, b and c) ... ... 7 7 Figure 14: Lines to Process after Pause Scan Signal Register When the ...
Page 26
Applications Information (Continued) Fast Feed Step Size register) • Paused until a Resume Scan signal is received, whichever event happens first. During the hold current timeout period, the DAC output is held at 0.133V (the hold current) for FullStep mode, ...
Page 27
Applications Information (Continued) reaches the value stored in that color’s LAMP On register (Con- figuration Registers 2C-37). If the On value is greater than the value in the Line End register, then that lamp never turns on. That color’s LAMP ...
Page 28
Applications Information (Continued) TR1 ø1 ø1 ø1 t ø1 ø1 inside TR1 pulse Figure 26: CIS TR1 Timing Mode 2 • To prevent sensor saturation, the LM9832 is always clocking the CCD/CIS, except when it is ...
Page 29
Applications Information (Continued LED G LED B LED COEF DATA SC = selected channel (=green in this example) Figure 32: 1 Channel Grayscale • 1 Channel Color: This mode uses a sensor tied to the ...
Page 30
Applications Information (Continued) inputs or outputs. The state of each pin, True or False (1 or 0), is reflected in the Status Register. These are the configurable aspects of these I/O pins: • Input or Output function. If this bit ...
Page 31
Applications Information (Continued) should therefore be avoided. Bits 4 of register 3 is also read only, however write to register 3. All of the remaining config- uration registers can be read from and written to using ...
Page 32
Applications Information (Continued) 7.0 The USB Interface The LM9832 uses the USB (Universal Serial Bus) interface. Refer to the LM9832 software package for details on USB com- munication. 7.1 The USB Pins Data is received and transmitted through the D+ ...
Page 33
Applications Information (Continued) of the PAPER SENSE inputs becomes True (if that sensor has been properly programmed to interrupt scanner movement). PAPER SENSE 2 can be used to cause a delayed stop. If the FullSteps to Scan after PAPER SENSE ...
Page 34
Applications Information (Continued) remote wakeup signals (after the device is initialized). • MISC I/O 4-6 are configured as outputs. 10.2 Soft Reset A Soft Reset is generated by setting bit 5 of register 07. A Soft Reset: • Stops most ...
Page 35
... Device and Vendor IDs for USB Interface The LM9832’s internal (default) ROM is programmed for a Ven- dor ID of 0x0400 and Device ID of 0x1001. The Vendor String is “National Semiconductor” and the Device String is “LM9832 42 Bit Scanner” ...
Page 36
Applications Information (Continued) 12.16 Paper Sensor #2 Doesn’t Stop High Speed Reverse In the LM9831, a false-to-true transition on Paper Sensor #2 would stop a high speed reverse (usually used for homing in flat- bed scanners). Due to the changes ...
Page 37
Applications Information (Continued) transmitted to the dataport as: 0003: 0000 0000 0000 1100 0031: 0000 0000 0111 1100 4096: 0100 0000 0000 0000 13.1.5 Pixel Rate Shading Multiplier The shading multiplier uses all 16 bits of data. There is an ...
Page 38
Applications Information (Continued) CCFL light source. The second consideration is the stepsize calculation. Using the ITA’s dual timebases affects the stepsize required to produce an image with the correct vertical resolution. The solution is to calcu- late the stepsize using ...
Page 39
Digital Block Diagram 39 www.national.com ...
Page 40
Analog Front End Block Diagram 40 www.national.com ...
Page 41
Stepper Motor Current Controller Block Diagram 41 www.national.com ...
Page 42
... National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications. NS Package Number VJD100A Order Number LM9832CCVJD 2. A critical component is any component of a life support device ...