AD7734BRUZ Analog Devices Inc, AD7734BRUZ Datasheet - Page 17

• Manufacturer Part Number: AD7734BRUZ
• Description: IC ADC 24BIT 4-CH 28-TSSOP
• Manufacturer: Analog Devices Inc

Specifications of AD7734BRUZ

• Data Interface: DSP, MICROWIRE™, QSPI™, Serial, SPI™
• Number Of Bits: 24
• Sampling Rate (per Second): 15.4k
• Number Of Converters: 1
• Power Dissipation (max): 100mW
• Voltage Supply Source: Analog and Digital
• Operating Temperature: -40°C ~ 105°C
• Mounting Type: Surface Mount
• Package / Case: 28-TSSOP (0.173", 4.40mm Width)
• Resolution (bits): 24bit
• Sampling Rate: 15.4kSPS
• Input Channel Type: Single Ended
• Supply Voltage Range - Analog: 4.75V To 5.25V
• Supply Current: 13.5µA
• Number Of Elements: 1
• Resolution: 24Bit
• Architecture: Delta-Sigma
• Sample Rate: 3.05MSPS
• Input Polarity: Unipolar/Bipolar
• Input Type: Voltage
• Rated Input Volt: 5/10/±5/±10V
• Differential Input: No
• Power Supply Requirement: Analog and Digital
• Single Supply Voltage (typ): 5V
• Single Supply Voltage (min): 4.75V
• Single Supply Voltage (max): 5.25V
• Dual Supply Voltage (typ): Not RequiredV
• Dual Supply Voltage (min): Not RequiredV
• Dual Supply Voltage (max): Not RequiredV
• Power Dissipation: 100mW
• Integral Nonlinearity Error: ±0.0045%FSR
• Operating Temp Range: -40C to 105C
• Operating Temperature Classification: Industrial
• Mounting: Surface Mount
• Pin Count: 28
• Package Type: TSSOP
• Input Signal Type: Single-Ended
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: EVAL-AD7734EBZ - BOARD EVALUATION FOR AD7734
• Lead Free Status / Rohs Status: Compliant

ADC Status Register
8 Bits, Read-Only Register, Address 04h, Default Value 00h
In conversion modes, the register bits reflect the individual channel status. When a conversion is complete, the corresponding channel
data register is updated and the corresponding RDY bit is set to 1. When the channel data register is read, the corresponding bit is reset to
0. The bit is also reset to 0 when no read operation has taken place and the result of the next conversion is being updated to the channel
data register. Writing to the mode register resets all the bits to 0.
In calibration modes, all the register bits are reset to 0 while a calibration is in progress; all the register bits are set to 1 when the
calibration is complete.
The RDY pin output is related to the content of the ADC status register as defined by the RDYFN bit in the I/O port register. The RDY0
bit corresponds to Channel 0, the RDY1 bit corresponds to Channel 1, and so on.
Bit
Mnemonic
Default
Checksum Register
16 Bits, Read/Write Register, Address 05h
This register is described in the Using the
AD7734/AD7734/AD7738 Checksum Register application note
(www.analog.com/UploadedFiles/Application_Notes/71751876
AN626_0.pdf).
ADC Zero-Scale Calibration Register
24 Bits, Read/Write Register, Address 06h, Default Value 800000h
The register holds the ADC zero-scale calibration coefficient.
The value in this register is used in conjunction with the value
in the ADC full-scale calibration register and the corresponding
channel zero-scale and channel full-scale calibration registers to
scale digitally all channels’ conversion results. The value in this
register is updated automatically following the execution of an
ADC zero-scale self-calibration. Writing this register is
possible in the idle mode only (see the Calibration section for
more details).
ADC Full-Scale Register
24 Bits, Read/Write Register, Address 07h, Default Value 800000h
This register holds the ADC full-scale coefficient. The user is
advised not to change the default configuration of this register.
Bit 7
–
0
Bit 6
–
0
Bit 5
–
0
Rev. 0 | Page 17 of 32
Bit 4
–
0
Channel Data Registers
16 Bit/24 Bit, Read-Only Registers, Address 08h–0Bh, Default
Width 16 Bits, Default Value 8000h
These registers contain the most up-to-date conversion results
corresponding to each analog input channel. The 16-bit or 24-
bit data width can be configured by setting the 24/16 bit in the
mode register. The relevant RDY bit in the channel status
register goes high when the result is updated. The RDY bit will
return low once the data register reading has begun. The RDY
pin can be configured to indicate when any channel has unread
data or waits until all enabled channels have unread data. If any
channel data register read operation is in progress when a new
result is updated, no update of the data register will occur. This
avoids having corrupted data. Reading the status registers can
be associated with reading the data registers in the dump mode.
Reading the status registers is always associated with reading
the data registers in the continuous read mode (see the Digital
Interface Description section for more details).
Bit 3
0
RDY3
Bit 2
RDY2
0
Bit 1
RDY1
0
AD7734
Bit 0
RDY0
0