X9250UV24IZ-2.7T2 Intersil, X9250UV24IZ-2.7T2 Datasheet - Page 3
![no-image](/images/manufacturer_photos/0/3/341/intersil_sml.jpg)
X9250UV24IZ-2.7T2
Manufacturer Part Number
X9250UV24IZ-2.7T2
Description
IC XDCP QUAD 256TP 50K 24-TSSOP
Manufacturer
Intersil
Series
XDCP™r
Datasheet
1.X9250US24.pdf
(20 pages)
Specifications of X9250UV24IZ-2.7T2
Taps
256
Resistance (ohms)
50K
Number Of Circuits
4
Temperature Coefficient
300 ppm/°C Typical
Memory Type
Non-Volatile
Interface
SPI, 3-Wire Serial
Voltage - Supply
2.7 V ~ 5.5 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
24-TSSOP
Resistance In Ohms
50K
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
PIN DESCRIPTIONS
Serial Output (SO)
SO is a serial data output pin. During a read cycle,
data is shifted out on this pin. Data is clocked out by
the falling edge of the serial clock.
Serial Input
SI is the serial data input pin. All opcodes, byte
addresses and data to be written to the pots and pot
registers are input on this pin. Data is latched by the
rising edge of the serial clock.
Serial Clock (SCK)
The SCK input is used to clock data into and out of the
X9250.
Chip Select (CS)
When CS is HIGH, the X9250 is deselected and the
SO pin is at high impedance, and (unless an internal
write cycle is underway) the device will be in the
standby state. CS LOW enables the X9250, placing it
in the active power mode. It should be noted that after
a power-up, a HIGH to LOW transition on CS is
required prior to the start of any operation.
Hold (HOLD)
HOLD is used in conjunction with the CS pin to select
the device. Once the part is selected and a serial
sequence is underway, HOLD may be used to pause
the serial communication with the controller without
resetting the serial sequence. To pause, HOLD must
be brought LOW while SCK is LOW. To resume
communication, HOLD is brought HIGH, again while
SCK is LOW. If the pause feature is not used, HOLD
should be held HIGH at all times.
Device Address (A
The address inputs are used to set the least significant
2 bits of the 8-bit slave address. A match in the slave
address serial data stream must be made with the
address input in order to initiate communication with
the X9250. A maximum of 4 devices may occupy the
SPI serial bus.
Potentiometer Pins
V
V
The R
connections on a mechanical potentiometer.
H
L3
/R
/R
H
L3
H
(V
)
and R
H0
/R
H0
L
- V
pins are equivalent to the terminal
0
H3
- A
/R
1
H3
)
3
), V
L
/R
L
(V
L0
/R
L0
-
X9250
V
The wiper pins are equivalent to the wiper terminal of a
mechanical potentiometer.
Hardware Write Protect Input (WP)
The WP pin when LOW prevents nonvolatile writes to
the Data Registers.
Analog Supplies (V+, V-)
The analog supplies V+, V- are the supply voltages for
the XDCP analog section.
PIN CONFIGURATION
PIN NAMES
SCK
SI, SO
A
V
V
V
WP
V+,V-
V
V
NC
W
0
H0
L0
W0
CC
SS
/R
-A
/R
/R
W
/R
1
L0–
H0–
W0–
(V
V
V
V
V
Symbol
W3
V
V
W0
H3
H0
V
W0
L3
L0
V
L3
V
/R
/R
/R
/R
H3
/R
V
/R
WP
W3
/R
W3
W0
CS
CC
S0
A0
V+
/R
H3
H0
L3
L0
/R
W0 -
L3
/R
H3
W3
,
V
10
1
2
3
4
5
6
7
8
9
11
12
SOIC/TSSOP
W3
/R
X9250
W3
Serial Data
Device Address
Potentiometer Pins
(terminal equivalent)
Potentiometer Pins
(wiper equivalent)
Hardware Write Protection
System Supply Voltage
System Ground
No Connection
Serial Clock
Analog Supplies
)
14
13
24
23
22
21
20
19
18
17
16
15
Description
HOLD
SCK
V
V
V
V–
V
V
V
V
A1
SI
L2
H2
W2
SS
W1
H1
L1
/R
/R
/R
/R
/R
/R
August 29, 2006
L2
L1
L2
H1
W2
W1
FN8165.3