X9251TS24 Intersil, X9251TS24 Datasheet - Page 10
![IC DCP QUAD 100K 256TP 24SOIC](/photos/6/67/66725/x9251ts24_sml.jpg)
X9251TS24
Manufacturer Part Number
X9251TS24
Description
IC DCP QUAD 100K 256TP 24SOIC
Manufacturer
Intersil
Series
XDCP™r
Datasheet
1.X9251US24.pdf
(20 pages)
Specifications of X9251TS24
Taps
256
Resistance (ohms)
100K
Number Of Circuits
4
Temperature Coefficient
300 ppm/°C Typical
Memory Type
Non-Volatile
Interface
SPI, 3-Wire Serial
Voltage - Supply
4.5 V ~ 5.5 V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
24-SOIC (7.5mm Width)
Resistance In Ohms
100K
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
X9251TS24
Manufacturer:
Intersil
Quantity:
43
Company:
Part Number:
X9251TS24-2.7
Manufacturer:
XICOR
Quantity:
316
Company:
Part Number:
X9251TS24Z-2.7
Manufacturer:
Intersil
Quantity:
500
Instruction Format
Read Wiper Counter Register (WCR)
Write Wiper Counter Register (WCR)
Read Data Register (DR)
Write Data Register (DR)
Global Transfer Data Register (DR) to Wiper Counter Register (WCR)
NOTES:
1. “A1 ~ A0”: stands for the device addresses sent by the master.
2. WPx refers to wiper position data in the Counter Register
3. “I”: stands for the increment operation, SI held HIGH during active SCK phase (high).
4. “D”: stands for the decrement operation, SI held LOW during active SCK phase (high).
Falling
Falling
Falling
Falling
Falling
Edge
Edge
Edge
Edge
Edge
CS
CS
CS
CS
CS
0
0
0
0
0
Device Type
Device Type
Device Type
Device Type
Device Type
Identifier
Identifier
Identifier
Identifier
Identifier
1
1
1
1
1
0
0
0
0
0
1
1
1
1
1
0
0
0
0
0
Addresses
Addresses
Addresses
0
Addresses
Addresses
Device
10
0
Device
0
Device
0
0
Device
Device
A1 A0
A1 A0
A1 A0
A1 A0
A1
A0
1
1
Instruction
1
1
Opcode
Instruction
0
Instruction
Instruction
Opcode
1
Instruction
Opcode
Opcode
0
Opcode
0
0
0
0
1
1
0
0
0
1
0
1
1
RB RA
RB
DR and WCR
0
0
RB
Addresses
DR and WCR
Addresses
Addresses
Addresses
X9251
Addresses
RA
0
0
WCR
WCR
RA
P1
DR
0
0
P1
0
0
P0
0
P0
W
0
C
R
W
7
C
R
7
D
7
(Sent by X9251 on SO)
D
W
7
C
R
W
6
Rising
C
R
6
(Sent by Host on SI)
Edge
D
6
(Sent by Host on SI)
CS
(Sent by X9271 on SO)
D
W
6
Wiper Position
C
R
W
C
R
5
5
D
5
Data Byte
Data Byte
D
W
5
C
R
W
4
C
R
4
D
4
Data Byte
D
W
4
C
R
W
3
C
R
3
D
3
D
W
3
C
R
W
2
C
R
2
D
2
D
W
2
C
R
W
1
C
R
1
D
1
D
W
1
C
R
W
0
C
R
0
D
0
D
0
Rising
Rising
Rising
Edge
Edge
Edge
CS
CS
CS
Rising
Edge
CS
HIGH-VOLTAGE
WRITE CYCLE
April 13, 2007
FN8166.5