X9428WS16I-2.7 Intersil, X9428WS16I-2.7 Datasheet
X9428WS16I-2.7
Specifications of X9428WS16I-2.7
Available stocks
Related parts for X9428WS16I-2.7
X9428WS16I-2.7 Summary of contents
Page 1
... Data CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. 1-888-INTERSIL or 1-888-468-3774 XDCP is a trademark of Intersil Americas Inc. Copyright Intersil Americas Inc. 2005, 2006. All Rights Reserved All other trademarks mentioned are the property of their respective owners. X9428 Low Noise/Low Power/2-Wire Bus FN8197 ...
Page 2
... X9428YS Z X9428YS16I* X9428YS I X9428YS16IZ* (Note) X9428YS ZI X9428YV14* X9428 Y X9428YV14Z* (Note) X9428 YZ X9428YV14I* X9428 YI X9428YV14IZ* (Note) X9428 YZI X9428WS16-2.7* X9428WS F X9428WS16Z-2.7* X9428WS ZF (Note) X9428WS16I-2.7* X9428WS G X9428WS16IZ-2.7* X9428WS ZG (Note) X9428WV14-2.7* X9428 WF X9428WV14Z-2.7* X9428 ZF (Note) X9428WV14I-2.7* X9428 WG X9428WV14IZ-2.7* X9428 ZG (Note) X9428YS16-2.7* X9428YS F X9428YS16Z-2.7* X9428YS ZF ...
Page 3
... NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020. ...
Page 4
PIN DESCRIPTIONS Host Interface Pins Serial Clock (SCL) The SCL input is used to clock data into and out of the X9428. Serial Data (SDA) SDA is a bidirectional pin used to transfer data into and out of the device. ...
Page 5
PRINCIPLES OF OPERATION The X9428 is a highly integrated microcircuit incorporating a resistor array and its associated registers and counters and the serial interface logic providing direct communication between the host and the XDCP potentiometers. Serial Interface The X9428 supports ...
Page 6
Acknowledge Polling The disabling of the inputs, during the internal nonvolatile write operation, can be used to take advantage of the typical 5ms EEPROM write cycle time. Once the stop condition is issued to indicate the end of the nonvolatile ...
Page 7
Figure 3. Two-Byte Instruction Sequence SCL SDA The Increment/Decrement command is different from the other commands. Once the command is issued and the X9428 has responded with an acknowledge, the master can ...
Page 8
Figure 4. Three-Byte Instruction Sequence SCL SDA Figure 5. Increment/Decrement Instruction Sequence SCL SDA Figure 6. ...
Page 9
Figure 7. Acknowledge Response from Receiver SCL from Master Data Output from Transmitter Data Output from Receiver START Figure 8. Detailed Potentiometer Block Diagram Serial Data Path From Interface Circuitry Register 0 Register 2 If WCR = 00[H] then V ...
Page 10
DETAILED OPERATION The potentiometer has a Wiper Counter Register and four Data Registers. A detailed discussion of the register organization and array operation follows. Wiper Counter Register The X9428 contains a Wiper Counter Register. The Wiper Counter Register can be ...
Page 11
Instruction Format Notes: (1) “MACK”/”SACK”: stands for the acknowledge sent by the master/slave. (2) “A3 ~ A0”: stands for the device addresses sent by the master. (3) “X”: indicates that “0” for testing purpose but physically it ...
Page 12
XFR Wiper Counter Register (WCR) to Data Register (DR) S device type device instruction S T identifier addresses Increment/Decrement ...
Page 13
ABSOLUTE MAXIMUM RATINGS Temperature under bias .................... -65°C to +135°C Storage temperature ......................... -65°C to +150°C Voltage on SDA, SCL or any address input with respect to V ......................... -1V to +7V SS Voltage on V+ (referenced ...
Page 14
D.C. OPERATING CHARACTERISTICS (Over the recommended operating conditions unless otherwise specified.) Symbol Parameter I V supply current CC1 CC (nonvolatile write supply current CC2 CC (move wiper, write, read current (standby Input leakage ...
Page 15
A.C. TEST CONDITIONS I nput pulse levels V Input rise and fall times 10ns Input and output timing level V EQUIVALENT A.C. LOAD CIRCUIT 5V 1533Ω SDA Output 100pF AC TIMING (over recommended operating conditions) Symbol f Clock frequency SCL ...
Page 16
HIGH-VOLTAGE WRITE CYCLE TIMING Symbol t High-voltage write cycle time (store instructions) WR XDCP TIMING Symbol t Wiper response time after the third (last) power supply is stable WRPO t Wiper response time after instruction issued (all load instructions) WRL ...
Page 17
XDCP Timing (for All Load Instructions) SCL SDA XDCP Timing (for Increment/Decrement Instruction) SCL Wiper Register Address SDA Write Protect and Device Address Pins Timing SCL SDA WP A0, A2 ...
Page 18
APPLICATIONS INFORMATION Basic Configurations of Electronic Potentiometers V R Three terminal Potentiometer; Variable voltage divider Application Circuits Noninverting Amplifier – (1 Offset Voltage Adjustment R ...
Page 19
Application Circuits (continued) Attenuator – All -1/2 ≤ G ≤ +1/2 Inverting Amplifier – ...
Page 20
Thin Shrink Small Outline Plastic Packages (TSSOP) N INDEX 0.25(0.010) E AREA E1 - 0.05(0.002) SEATING PLANE - -C- α 0.10(0.004) 0.10(0.004 NOTES: 1. These package ...
Page 21
... Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use ...