X95840WV20I-2.7T1 Intersil, X95840WV20I-2.7T1 Datasheet - Page 11

• Manufacturer Part Number: X95840WV20I-2.7T1
• Description: IC XDCP QUAD 256TAP 10K 20-TSSOP
• Manufacturer: Intersil
• Series: XDCP™r

Specifications of X95840WV20I-2.7T1

• Taps: 256
• Resistance (ohms): 10K
• Number Of Circuits: 4
• Temperature Coefficient: 45 ppm/°C Typical
• Memory Type: Non-Volatile
• Interface: I²C, 2-Wire Serial
• Voltage - Supply: 2.7 V ~ 5.5 V
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 20-TSSOP
• Resistance In Ohms: 10K
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant

Write Operation
A Write operation requires a START condition, followed by a
valid Identification Byte, a valid Address Byte, a Data Byte,
and a STOP condition. After each of the three bytes, the
X95840 responds with an ACK. At this time, if the Data Byte
is to be written only to volatile registers, then the device
enters its standby state. If the Data Byte is to be written also
to non-volatile memory, the X95840 begins its internal write
cycle to non-volatile memory. During the internal non-volatile
write cycle, the device ignores transitions at the SDA and
SCL pins, and the SDA output is at a high impedance state.
When the internal non-volatile write cycle is completed, the
X95840 enters its standby state (See Figure 17).
The byte at address 00001000 bin (8 decimal) determines if
the Data Byte is to be written to volatile and/or non-volatile
memory. See “Memory Description” on page 9.
Data Protection
The WP pin has to be at logic HIGH to perform any Write
operation to the device. When the WP is active (LOW) the
device ignores Data Bytes of a Write Operation, does not
respond to the Data Bytes with an ACK, and instead, goes to
its standby state waiting for a new START condition.
SDA Output from
SDA Output from
SCL from Master
Transmitter
Receiver
Signals from the
Signals from the
Signal at SDA
11
START
Master
X95840
FIGURE 16. ACKNOWLEDGE RESPONSE FROM RECEIVER
High Impedance
S
a
t
r
t
FIGURE 17. BYTE WRITE SEQUENCE
1
0
Identification
1
1
0
Byte
A2A1A0
X95840
0
Write
A
C
K
0 0 0 0
A STOP condition also acts as a protection of non-volatile
memory. A valid Identification Byte, Address Byte, and total
number of SCL pulses act as a protection of both volatile
and non-volatile registers. During a Write sequence, the
Data Byte is loaded into an internal shift register as it is
received. If the Address Byte is 0, 1, 2, 3, or 8 decimal, the
Data Byte is transferred to the appropriate Wiper Register
(WR) or to the Access Control Register, at the falling edge of
the SCL pulse that loads the last bit (LSB) of the Data Byte.
If the Address Byte is between 0 and 6 (inclusive), and the
Access Control Register is all zeros (default), then the STOP
condition initiates the internal write cycle to non-volatile
memory.
Read Operation
A Read operation consist of a three byte instruction followed
by one or more Data Bytes (See Figure 18). The master
initiates the operation issuing the following sequence: a
START, the Identification byte with the R/W bit set to “0”, an
Address Byte, a second START, and a second Identification
byte with the R/W bit set to “1”. After each of the three bytes,
the X95840 responds with an ACK. Then the X95840
transmits Data Bytes as long as the master responds with an
ACK during the SCL cycle following the eight bit of each
byte. The master terminates the read operation (issuing a
Address
Byte
A
C
K
8
Data
Byte
ACK
High Impedance
9
A
C
K
S
o
p
t
July 5, 2006
FN8213.2