S2065A Applied Micro Circuits Corporation, S2065A Datasheet - Page 10

• Manufacturer Part Number: S2065A
• Manufacturer: Applied Micro Circuits Corporation

Specifications of S2065A

• Operating Supply Voltage (typ): 3.3V
• Operating Supply Voltage (min): 3.13V
• Operating Supply Voltage (max): 3.47V
• Operating Temp Range: 0C to 70C
• Operating Temperature Classification: Commercial
• Mounting: Surface Mount
• Pin Count: 208
• Lead Free Status / Rohs Status: Not Compliant

Table 5. Operating Rates
Frequency Synthesizer (PLL)
The S2065 synthesizes a serial transmit clock from
the reference signal provided. The S2065 will obtain
phase and frequency lock within 2500 bit times after
the start of receiving reference clock inputs. Reliable
locking of the transmit PLL is assured, but a lock-
detect output is NOT provided.
Reference Clock Input
The reference clock input must be supplied with a
low-jitter clock source. All reference clocks in a sys-
tem must be within 200 ppm of each other to ensure
that the clock recovery units can lock to the serial
data.
The frequency of the reference clock must be either
1/10 the serial data rate, CLKSEL = 0, or 1/20 the
serial data rate, CLKSEL = 1. Note that in both
cases the frequency of the parallel word rate output,
TCLKO, is constant at 1/10 the serial data rate.
Serial Data Outputs
Two high-speed differential outputs are provided for
each channel. This enables each channel to drive a
primary and secondary switch fabric for backplane
applications in which redundancy is required to
achieve higher reliability or hot-swappability. The pri-
mary and secondary high speed outputs remain ac-
tive except when the Loopback Mode is enabled.
Note: SDR = Serial Data Rate.
10
S2065
R
A
0
0
1
1
T
E
C
L
K
0
1
0
1
S
E
L
F
R
e r
S
S
S
S
E
D
D
D
D
q
F
u
R
R
R
R
C
e
1 /
2 /
1 /
2 /
L
n
0
0
0
0
K
c
y
0
0
S
0
0
3 .
3 .
e
7 .
7 .
i r
9
9
7
7
l a
0 -
0 -
–
–
R
1
1
6 .
6 .
a
O
3 .
3 .
e t
5
5
u
G
G
p t
G
G
H
H
H
H
t u
z
z
z
z
F
e r
S
S
S
S
T
C
D
D
D
D
q
L
u
R
R
R
R
K
e
1 /
1 /
1 /
1 /
QUAD SERIAL BACKPLANE DEVICE WITH DUAL I/O
n
O
0
0
0
0
c
y
Each high speed output should be provided with a
resistor to VSS (Gnd) near the device. A value of 4.5K
on power dissipation. The resistance may be as low
as 450
substantive performance improvement. Outputs are
designed to perform optimally when AC-coupled.
When operating in the CHANNEL LOCK mode, the
user must ensure that the path length of the four high
speed serial data signals are matched to within 50 se-
rial bit times of delay. Failure to meet this requirement
may result in bit errors in the received data or in byte
misalignment. In addition to path length induced tim-
ing skew, the S2065 can tolerate up to
phase drift between channels after deskewing the
outputs.
Test Functions
The S2065 can be configured for factory test to aid
in functional testing of the device. When in the test
mode, the internal transmit and receive voltage-con-
trolled oscillator (VCO) is bypassed and the refer-
ence clock substituted. This allows full functional
testing of the digital portion of the chip or bypassing
the internal synthesized clock with an external clock
source. (See the section Other Operating Modes.)
Transmit FIFO Initialization
The transmit FIFO must be initialized after stable
delivery of data and TCLK to the parallel interface,
and before entering the normal operational state of
the circuit. FIFO initialization is performed upon the
de-assertion of the RESET signal. The DIN FIFO is
automatically reset upon power up immediately after
the DIN PLL obtains stable frequency lock. If the
circuit has not reached steady state timing at this
point, then the user must initialize by asserting the
RESET signal. The TCLKO output will operate nor-
mally even when RESET is asserted and is available
for use as an upstream clock source.
provides optimal performance with minimum impact
, but will dissipate additional power with no
October 13, 2000 / Revision G
3 ns of