CY7C4255-25AC Cypress Semiconductor Corp, CY7C4255-25AC Datasheet - Page 12
![no-image](/images/manufacturer_photos/0/1/179/cypress_semiconductor_corp_sml.jpg)
CY7C4255-25AC
Manufacturer Part Number
CY7C4255-25AC
Description
Manufacturer
Cypress Semiconductor Corp
Specifications of CY7C4255-25AC
Density
128Kb
Word Size
18b
Sync/async
Synchronous
Expandable
Yes
Package Type
TQFP
Operating Supply Voltage (typ)
5V
Operating Supply Voltage (min)
4.5V
Operating Supply Voltage (max)
5.5V
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
64
Lead Free Status / Rohs Status
Not Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
CY7C4255-25AC
Manufacturer:
CYPRESS
Quantity:
11 698
Document #: 38-06004 Rev. *C
Switching Waveforms
Programmable Almost Full Flag Timing (applies only in SMODE (SMODE is LOW))
Write Programmable Registers
Notes:
28. If a write is performed on this rising edge of the write clock, there will be Full − (m − 1) words of the FIFO when PAF goes LOW.
29. PAF offset = m.
30. t
RCLK and the rising edge of WCLK is less than t
SKEW3
D
WCLK
WCLK
WEN2
RCLK
0
WEN
WEN
REN
–D
PAF
LD
is the minimum time between a rising RCLK and a rising WCLK edge for PAF to change state during that clock cycle. If the time between the edge of
17
t
t
CLKH
CLKH
FULL– M + 1 WORDS
(continued)
t
CLK
t
t
ENS
ENS
t
IN FIFO
DS
PAE OFFSET
t
t
ENS
ENS
SKEW3
t
t
ENH
ENH
, then PAF may not change state until the next WCLK rising edge.
t
t
CLKL
CLKL
t
ENH
t
DH
Note
Note
29
PAF OFFSET
28
t
PAF
t
ENS
t
SKEW3
FULL– M WORDS
IN FIFO
t
[30]
ENS
PAE OFFSET
D
0
[26]
– D
t
ENH
11
t
CY7C4255
CY7C4265
PAF synch
Page 12 of 22
[+] Feedback