CY7C4255-25AC Cypress Semiconductor Corp, CY7C4255-25AC Datasheet - Page 7
![no-image](/images/manufacturer_photos/0/1/179/cypress_semiconductor_corp_sml.jpg)
CY7C4255-25AC
Manufacturer Part Number
CY7C4255-25AC
Description
Manufacturer
Cypress Semiconductor Corp
Specifications of CY7C4255-25AC
Density
128Kb
Word Size
18b
Sync/async
Synchronous
Expandable
Yes
Package Type
TQFP
Operating Supply Voltage (typ)
5V
Operating Supply Voltage (min)
4.5V
Operating Supply Voltage (max)
5.5V
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
64
Lead Free Status / Rohs Status
Not Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
CY7C4255-25AC
Manufacturer:
CYPRESS
Quantity:
11 698
Document #: 38-06004 Rev. *C
Switching Waveforms
Write Cycle Timing
Read Cycle Timing
Notes:
14. t
15. t
between the rising edge of RCLK and the rising edge of WCLK is less than t
between the rising edge of WCLK and the rising edge of RCLK is less than t
SKEW1
SKEW2
Q
D
0
0
WCLK
WCLK
RCLK
RCLK
WEN
–D
–Q
WEN
REN
REN
OE
EF
is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that FF will go HIGH during the current clock cycle. If the time
is the minimum time between a rising WCLK edge and a rising RCLK edge to guarantee that EF will go HIGH during the current clock cycle. It the time
FF
17
17
t
ENS
t
OLZ
t
SKEW1
t
ENH
t
[14]
t
CLKH
CLKH
t
t
t
WFF
A
REF
t
OE
t
t
CLK
CLK
t
SKEW2
NO OPERATION
[15]
t
DS
t
CLKL
t
CLKL
t
ENS
SKEW1
SKEW2
, then FF may not change state until the next WCLK rising edge.
, then EF may not change state until the next RCLK rising edge.
t
VALID DATA
DH
t
ENH
t
REF
t
WFF
t
OHZ
NO OPERATION
CY7C4255
CY7C4265
Page 7 of 22
[+] Feedback