82V2608BB IDT, Integrated Device Technology Inc, 82V2608BB Datasheet - Page 8

• Manufacturer Part Number: 82V2608BB
• Manufacturer: IDT, Integrated Device Technology Inc

Specifications of 82V2608BB

• Utopia Level: Level 2
• Operating Supply Voltage (typ): 3.3V
• Operating Supply Voltage (min): 2.97V
• Operating Supply Voltage (max): 3.63V
• Operating Temp Range: -40C to 85C
• Operating Temperature Classification: Industrial
• Package Type: BGA
• Pin Count: 208
• Mounting: Surface Mount
• Lead Free Status / Rohs Status: Not Compliant

Figure-1
Figure-2
Figure-3
Figure-4
Figure-5
Figure-6
Figure-7
Figure-8
Figure-9
Figure-10
Figure-11
Figure-12
Figure-13
Figure-14
Figure-15
Figure-16
Figure-17
Figure-18
Figure-19
Figure-20
Figure-21
Figure-22
Figure-23
List of Figures
Functional Diagram ...................................................................................................................................... 10
IDT82V2608 PBGA208 Package Pin Assignment ....................................................................................... 11
Utopia Loopback .......................................................................................................................................... 18
Line Interface Work Modes .......................................................................................................................... 19
G.802 Mapping Mode .................................................................................................................................. 21
Spaced Mapping Mode ................................................................................................................................ 21
Multiplexing Four 2 MHz Streams into One 8 MHz Stream ......................................................................... 22
Input FIFO Write Process ............................................................................................................................ 27
Output FIFO Read Process ......................................................................................................................... 28
Command Message Format ........................................................................................................................ 31
Command Reply Message Format .............................................................................................................. 31
Alarm Message Format ................................................................................................................................ 31
Reset Signal Timing Diagram ...................................................................................................................... 82
Tx Utopia Interface Timing Diagram ............................................................................................................ 83
Rx Utopia Interface Timing Diagram ............................................................................................................ 83
Line Interface Transmit Timing Diagram ...................................................................................................... 84
Line Interface Receive Timing Diagram ....................................................................................................... 84
Microprocessor Interface Timing Diagram for Motorola CPU Read Cycle ................................................... 85
Microprocessor Interface Timing Diagram for Motorola CPU Write Cycle ................................................... 86
Microprocessor Interface Timing Diagram for Intel CPU Read Cycle .......................................................... 87
Microprocessor Interface Timing Diagram for Intel CPU Write Cycle .......................................................... 88
SRAM Interface Timing Diagram for Write Cycle ......................................................................................... 89
SRAM Interface Timing Diagram for Read Cycle ........................................................................................ 90
8
List of Figures
December 4, 2006