HTRC11001T/03EE,118 NXP Semiconductors, HTRC11001T/03EE,118 Datasheet - Page 9
![](/photos/31/30/313016/sot108-1_sml.jpg)
HTRC11001T/03EE,118
Manufacturer Part Number
HTRC11001T/03EE,118
Description
Manufacturer
NXP Semiconductors
Datasheet
1.HTRC11001T03EE118.pdf
(20 pages)
Specifications of HTRC11001T/03EE,118
Operating Supply Voltage (typ)
5V
Operating Supply Voltage (min)
4.5V
Operating Supply Voltage (max)
5.5V
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
14
Lead Free Status / Rohs Status
Compliant
Philips Semiconductors
8.8.3
This is the 3-bit short form of the previously described command WRITE_TAG_N. It allows to switch into the
WRITE_TAG mode with a minimum communication time.
The behaviour of the WRITE_TAG command is identical to WRITE_TAG_N with two exceptions:
8.8.4
This command is used to read the antenna phase, which is measured at every carrier cycle.
The response bits D5 to D0 represent the phase (coded binary).
8.8.5
This command specifies the demodulator sampling time t
8.8.6
This command is used to read back the sampling time t
The response bits D5 to D0 represent the sampling time (coded binary).
2001 Nov 23
Command bits
Command bits
Response bits
Command bits
Command bits
Response bits
WRITE_TAG mode is entered after assertion of the third command bit
No N parameter is specified with this command; instead the N value which was programmed with the most recent
WRITE_TAG_N command is used. If no WRITE_TAG_N was issued so far, a default N = 0 (transparent mode) will be
assumed.
HITAG reader chip
C
C
C
C
OMMAND
OMMAND
OMMAND
OMMAND
NAME
NAME
NAME
NAME
WRITE_TAG
READ_PHASE
SET_SAMPLING_TIME
GET_SAMPLING_TIME
BIT 7
BIT 7
BIT 7
BIT 7
1
0
0
1
0
0
BIT 6
BIT 6
BIT 6
BIT 6
1
0
0
0
0
0
BIT 5
BIT 5
BIT 5
BIT 5
D5
D5
D5
s
0
0
0
set with SET_SAMPLING_TIME.
s
. The sampling time is coded binary in bits D5 to D0.
9
BIT 4
BIT 4
BIT 4
BIT 4
D4
D4
D4
0
0
BIT 3
BIT 3
BIT 3
BIT 3
D3
D3
D3
1
0
BIT 2
BIT 2
BIT 2
BIT 2
D2
D2
D2
0
0
HTRC11001T
Product specification
BIT 1
BIT 1
BIT 1
BIT 1
D1
D1
D1
0
1
BIT 0
BIT 0
BIT 0
BIT 0
D0
D0
D0
0
0