DS90CR481VJDX/NOPB National Semiconductor, DS90CR481VJDX/NOPB Datasheet - Page 11

DS90CR481VJDX/NOPB

Manufacturer Part Number
DS90CR481VJDX/NOPB
Description
Manufacturer
National Semiconductor
Datasheet

Specifications of DS90CR481VJDX/NOPB

Number Of Elements
8
Number Of Receivers
48
Number Of Drivers
8
Input Type
CMOS/TTL
Operating Supply Voltage (typ)
3.3V
Output Type
Serializer
Differential Output Voltage
450mV
Transmission Data Rate
5376Mbps
Power Dissipation
2.3W
Operating Temp Range
-10C to 70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
100
Package Type
TQFP
Lead Free Status / Rohs Status
Compliant
AC Timing Diagrams
C — Setup and Hold Time (Internal data sampling window) defined by Rspos (receiver input strobe position) min and max
Tppos — Transmitter output pulse position (min and max)
RSKM ≥ Cable Skew (type, length) + LVDS Source Clock Jitter (cycle to cycle) + ISI (Inter-symbol interference)
See Applications Information section for more details.
C — Setup and Hold Time (Internal data sampling window) defined by Rspos (receiver input strobe position) min and max
RSKMD ≥ TPPOSvariance (d) + TJCC (output jitter)(f) + ISI (m)
See Applications Informations section for more details.
j
j
j
j
j
j
Cable Skew — typically 10 ps–40 ps per foot, media dependent
Cycle-to-cycle LVDS Output jitter (TJCC) is less than 100 ps (worse case estimate).
ISI is dependent on interconnect length; may be zero
d= Tppos — Transmitter output pulse position (min and max)
f= Cycle-to-cycle LVDS Output jitter (TJCC) is less than 100 ps (worse case estimate)
m= extra margin - assigned to ISI in long cable applications
FIGURE 13. Receiver Skew Margin (RSKM) for Chipset without DESKEW
FIGURE 14. Receiver Skew Margin (RSKMD) for Chipset with DESKEW
(Continued)
11
20009125
20009137
www.national.com

Related parts for DS90CR481VJDX/NOPB